
DESCRIPTION

These monolithic dual J-K edge-triggered flip-flops feature individual J, K, and preset inputs plus common clock and common clear inputs. The preset or clear inputs, when low, set or reset the outputs regardless of the levels at the other inputs. When preset and clear inputs are inactive (high), a high level at the clock input enables the J and K inputs and data will be accepted. The logic levels at the J and K inputs may be allowed to change when the clock pulse is high and the bistable will perform according to the function table as long as minimum setup and hold times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

LOGIC DIAGRAM (1/2)





FUNCTION TABLE (EACH FLIP-FLOP)


	OUTPUTS					
PRESET	CLEAR	CLOCK	J	K	a	ō
L	н	Х	Х	X	Н	_
H	L	х	X	×	L	н
L	L	х	Х	×	н*	н•
н	н	•	L	L	0₀	Ōο
н	н	•	н	L	н	Ľ
н	н	*	L	н	L	н
н	н	į	н	н	TOG	GLE
н	н	Ĥ	х	×	Q ₀	ão

- H = high level (steady state)
- L = low level (steady state)
- X = don't care
- 1 = transition from high to low level
- Q₀ = the level of Q before the indicated steady-state input conditions were established.
- TOGGLE: Each output changes to the complement of its previous level on each \$\pm\$ clock transition.
- *This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) level.

PIN-OUT DIAGRAMS







Recommended Operating Conditions

1000/////		9LS/54LS			9LS/74LS			Unit
		Min	Nom	Max	Min	Nom	Max	Unit
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	٧
	High logic level			20			20	
Normalized fan-out from each output, N	Low logic level			10			20	
Clock frequency, f _{clock}	0		35	0		35	MHz	
Width of clock pulse, tw(clock) (High)					15			ns
Width of preset pulse, tw(preset) (Low)					15			ns
Width of clear pulse, tw(clear) (Low)					15	L		ns
Input setup time, t _{setup}					15			ns
Input hold time, thold		0			0_			ns
Operating free-air temperature, TA				125	0		70	°C

t_{setup} is the minimum time required for the correct logic level to be present at the J or K input prior to the falling edge of the clock in order to be recognized and transferred to the outputs.

thold is the minimum time required for the logic level to be maintained at the J or K input after the falling edge of the clock in order to insure recognition. These devices require no hold time.



Parameter		cteristics Over Recommended Free-Air Te			9LS/54LS			9LS/74LS		
			Min	Typ**	Max	Min	Typ**	Max	Unit	
V_{IH}				2			2			V
V_{IL}					<u> </u>	0.7	 	+	0.8	l v
VI		V _{CC} =MIN, I _I =-18mA	\	 -	+-	-1.5	 	 	-1.5	l v
۷он		V _{CC} =MIN, V _{IH} =2V,	V _{CC} =MIN, V _{IH} =2V,			 		 	1.5	├
ч он		V _{CC} =V _{IL} max, I _{OH} =-40(2.5	3.4	ł	2.7	3.4	•	V	
Vol		V _{CC} =MIN, V _{IH} =2V,	I _{OL} =4mA		0.25	0.4		0.25	0.4	
		V _{IL} =V _{IL} max	I _{OL} =8mA					0.35	0.5	\ \
	J or K					0.1		 	0.1	mA
1	Preset	V _{CC} =MAX, V _I =7V		Ĺ		0.3			0.3	
•	Clear	1 100				0.6			0.6	
	Clock					0.8			0.8	1
	Jor K	≟				20			20	
IH	Preset	V _{CC} =MAX, V ₁ =2.7V				60			60	
	Clear	1 vcc m/ox, v ₁ =2.7 v				120			120	μΑ
	Clock					160			160	
İ	Jor K					-0.4			-0.4	
IL	Preset	$V_{CC}=MAX$, $V_{I}=0.4V$				-0.8			-0.8	
'L	Clear] VCC-WAX, V[-0.4V				-1.6			-1.6	mΑ
	Clock					+1.6		_	-1.6	
os†		V _{CC} =MAX		-15		-100	-15		-100	mΑ
lcc†1	· -	V _{CC} =MAX,		$\neg \neg$	4	8		4	8	mA

^{*}For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

**All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

†Not more than one output should be shorted at a time.

Switching Characteristics, $V_{cc} = 5V$ Over Recommended Free-Air Temperature Range

Parameter	From (Input)	To (Output)	_55°C			+25°C			+125°C			Units
			Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	1
Test Conditio	ns: C _L = 15pF, F	$k_L = 2k\Omega$ (See	Figure	A, page	2-174			-			 _	
^f max	maximum clock frequency					35	50					MHz
^t PLH	clear or	Q or $\overline{\mathbb{Q}}$		8	12		8	12		11	15	ns
^t PHL	preset	2012		15	19		13	17		13	17	ns
t _{PLH}	clock	Q or Q		8	12		8	12		11	15	ns
^t PHL				14	19		13	18		13	18	ns
Test Condition	ns: C _L = 50pF, R	L = 2kΩ (See	Figure .	A, page	2-174)							·
^t PLH	clear or	Q or $\overline{\mathbf{Q}}$		10	14		10	14		13	17	ns
^t PHL	preset	2012		19	24		16	21		16	21	กร
^t PLH	clock	Q or Q		9	14		10	14		13	18	ns
^t PHĻ				19	24		17	21		17	22	ns

Note: AC specification shown under -55°C and +125°C are for 9LS devices only. All 50pF specifications are for 9LS only.



^{††} ICC is measured with outputs open, with clock, J, K, and clear grounded and preset at 4.5V; then with clock, J, K, and preset grounded and clear at 4.5V.