

**1.1 Scope.**

This specification covers the requirements for a low distortion, wide bandwidth operational amplifier. Consult the commercial data sheet for theory and applications information.

**1.2 Part Number.**

The complete part number per Table 1 of this specification is as follows:

Device	Part Number
-1	AD9618S(X)/883B
-2	AD9618T(X)/883B

**1.2.3 Case Outline.**

See Appendix 1 of General Specification ADI-M-1000: package outline:

(X)	Package	Description
Q	Q-8	8-Pin Ceramic DIP
Z	Z-8	8-Pin Ceramic Flatpack (Gull Wing)

**1.3 Absolute Maximum Ratings.** ( $T_A = +25^\circ\text{C}$  unless otherwise noted)

Supply Voltages ( $\pm V_S$ )	$\pm 7$ V
Common-Mode Input Voltage	$\pm V_S$
Differential Input Voltage	3 V
Continuous Output Current*	70 mA
Junction Temperature	$+175^\circ\text{C}$
Operating Temperature Range (Case)	$-55^\circ\text{C}$ to $+125^\circ\text{C}$
Storage Temperature Range (Case)	$-65^\circ\text{C}$ to $+150^\circ\text{C}$
Lead Temperature (Soldering 10 sec)	$+300^\circ\text{C}$

\*Output is short circuit protected to ground, but not to supplies. Continuous short circuit to ground may affect device reliability.

**1.5 Thermal Characteristics.**

Thermal Resistance	$\theta_{JA} = 120^\circ\text{C}/\text{W}$ for Flatpack
	$\theta_{JC} = 20^\circ\text{C}/\text{W}$ for Flatpack
	$\theta_{JA} = 110^\circ\text{C}/\text{W}$ for Ceramic DIP
	$\theta_{JC} = 20^\circ\text{C}/\text{W}$ for Ceramic DIP

# AD9618—SPECIFICATIONS

Table 1.

Test	Symbol	Device	Design Limit <sup>1</sup>	Sub Group 1	Sub Group 2	Sub Group 3	Sub Group 4, 6	Sub Group 5	Test Condition <sup>2</sup>	Units			
Input Offset Voltage	V <sub>OS</sub>	-1		-1.1/+2.2					Measured in Respect to Inverting Input	V/°C min/max			
		-2		0.0/+1.1									
Offset Voltage TC	V <sub>OS</sub> TC	All		-4/+25						μV/°C min/max			
Input Bias Current	I <sub>B</sub>	-1		-50/+50						μA/°C min/max			
											Noninverting	-1	-25/+35
											Inverting	-2	-25/+25
											Noninverting	-2	-15/+20
Input Bias Current TC	I <sub>B</sub> TC	All		-50/+130						nA/°C min/max			
				Noninverting	All	-50/+125							
Common-Mode Input Range	CMIR	All		±1.4	±1.0	±1.4			A <sub>V</sub> = 1	V min			
Common-Mode Rejection Ratio	CMRR	All					48, 50	44	V <sub>IN</sub> = ±0.25 V	dB min			
Power Supply Rejection Ratio	PSRR	All					50	50	ΔV <sub>S</sub> = ±5%	dB min			
Output Current	I <sub>OUT</sub>	All		60	60	50			50 Ω Load	mA min			
Output Voltage Swing	V <sub>OUT</sub>	All		-3.4	-3.4	-3.4				V max			
				+3.4	+3.4	+3.4				V min			
Small Signal Bandwidth	SSBW	All					130	130	V <sub>OUT</sub> ≤ 2 V p-p	MHz min			
Large Signal Bandwidth	LSBW	All	120						V <sub>OUT</sub> = 5 V p-p	MHz min			
Output Peaking		All						0.4	<50 MHz; T = T <sub>MIN</sub> to +25°C	dB max			
								0.7	<50 MHz; T = T <sub>MAX</sub>				
								0.6	>50 MHz; T = T <sub>MIN</sub> to +25°C				
								1.2	>50 MHz; T = T <sub>MAX</sub>				
Output Roll-off		All					1.2	1.2	<75 MHz	dB max			
Second Harmonic Distortion	HD <sub>2</sub>	All		-75					V <sub>OUT</sub> = 2 V p-p, F = 4.3 MHz	dBc max			
				-55					V <sub>OUT</sub> = 2 V p-p, F = 20 MHz	dBc max			
							-43	-43	V <sub>OUT</sub> = 2 V p-p, F = 60 MHz	dBc max			
Third Harmonic Distortion	HD <sub>3</sub>	All		-77					V <sub>OUT</sub> = 2 V p-p, F = 4.3 MHz	dBc max			
				-62					V <sub>OUT</sub> = 2 V p-p, F = 20 MHz	dBc max			
							-54	-54	2 V p-p; 60 MHz	dBc max			
Slew Rate	t <sub>SR</sub>	All	1400						V <sub>OUT</sub> = 4 V Step	V/μs min			
Rise/Fall Time	t <sub>R/F</sub>	All		2.6					V <sub>OUT</sub> = 2 V Step	ns max			
				2.8					V <sub>OUT</sub> = 5 V Step, +25°C to T <sub>MAX</sub>	ns max			
				3.1					V <sub>OUT</sub> = 5 V Step, T = T <sub>MIN</sub>	ns max			
Overshoot Amplitude		All	10						V <sub>OUT</sub> = 2 V Step	% max			


Test	Symbol	Device	Design Limit <sup>1</sup>	Sub Group 1	Sub Group 2	Sub Group 3	Sub Group 4, 6	Sub Group 5	Test Condition <sup>2</sup>	Units
Settling Time	$t_{SL}$	All	15						2 V Step; to 0.1%	ns max
			23						2 V Step; to 0.02%	nsmax
			16						4 V Step; to 0.1%	ns max
			24						4 V Step; to 0.02%	ns max
$V_{CC}$ Supply Current	$+I_S$	All		43	43	43		$V_{CC} = +5\text{ V}$	mA max	
$V_{EE}$ Supply Current	$-I_S$	All		43	43	43		$V_{EE} = -5\text{ V}$	mA max	

**NOTES**

<sup>1</sup>Indicates specification which is guaranteed but not tested. Value shown is over full temperature range.

<sup>2</sup>Unless otherwise noted,  $A_V = +10$ ;  $\pm V_S = \pm 5\text{ V}$ ;  $R_F = 1,000\ \Omega$ ;  $R_{LOAD} = 100\ \Omega$ .

### 3.2.1 Functional Block Diagram and Terminal Assignments.



### 3.2.4 Microcircuit Technology Group.

This microcircuit is covered by technology group (D-49).

# AD9618

## 4.2.1 Life Test/Burn-In Circuit.

Steady state life test is per MIL-STD-883 Method 1005. Burn-in is per MIL-STD-883 Method 1015 test condition (B).

