

# 112 Dual JK Negative Edge-Triggered Flip-Flops

This device contains two individual J, K, clock, and asynchronous set and clear inputs to each flip-flop. When the clock pulse goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up and hold time are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

**DV74LS112A**  
**DV74ALS112A**



16  
1


N Suffix  
Plastic DIP  
AVG-003 Case




16  
1

D Suffix  
Plastic SOP  
AVG-004 Case

- AVG's LS operates over extended Vcc from 4.5 to 5.5 V
- AVG's LS and ALS both have guaranteed DC and AC specification over full temperature and Vcc range
- Switching specifications for ALS at 50 pF
- AVG's ALS has the lowest speed power product (4pJ per gate typical) of all logic series



PIN 16 = V<sub>CC</sub>  
PIN 8 = GND



TRUTH TABLE						
Inputs					Output	
Set	Clear	Clock	J	K	Q	Q̄
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H*	H*
H	H	↓	L	L	Q <sub>0</sub>	Q̄ <sub>0</sub>
H	H	↓	H	L	H	L
H	H	↓	L	H	L	H
H	H	↓	H	H	Toggle	
H	H	H	X	X	Q <sub>0</sub>	Q̄ <sub>0</sub>

H=HIGH Voltage Level  
L=LOW Voltage Level  
X=Immaterial  
Q<sub>0</sub>=Previous Condition of Q  
\* Outputs are unpredictable if Set and Clear go low simultaneously

**ABSOLUTE MAXIMUM RATINGS**

Maximum ratings are those values beyond which damage to the device may occur.

Symbol	Parameter	LS112A	ALS112A	Unit
V <sub>CC</sub>	Supply Voltage	7.0	7.0	V
V <sub>IN</sub>	Input Voltage	7.0	7.0	V
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	-65 to +150	°C

### GUARANTEED OPERATING CONDITIONS

Symbol	Parameter	LS112A		ALS112A		Unit
		Min	Max	Min	Max	
V <sub>CC</sub>	Supply Voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High Level Input Voltage	2.0		2.0		V
V <sub>IL</sub>	Low Level Input Voltage		0.8		0.8	V
I <sub>OH</sub>	High Level Output Current		-0.4		-0.4	mA
I <sub>OL</sub>	Low Level Output Current		8.0		8.0	mA
T <sub>A</sub>	Ambient Temperature Range	-10 to +70		-10 to +70		°C

### SWITCHING CHARACTERISTICS

Symbol	Parameter	Condition	LS112A			ALS112A			Unit
			Min	Typ	Max	Min	Typ	Max	
V <sub>IK</sub>	Input Clamp Voltage	V <sub>CC</sub> = min, I <sub>IN</sub> = -18 mA			-1.5			-1.5	V
V <sub>OH</sub>	High Level Output Voltage	V <sub>CC</sub> = min, I <sub>OH</sub> =max	V <sub>CC</sub> -2	3.5		V <sub>CC</sub> -2			V
V <sub>OL</sub>	Low Level Output Voltage	V <sub>CC</sub> =min I <sub>OL</sub> = 4 mA		0.25	0.4		0.25	0.4	V
				0.35	0.5		0.35	0.5	V
I <sub>IH</sub>	High Level Input Current J, K Clock Set, Clear	V <sub>CC</sub> =max, V <sub>IN</sub> = 2.7V			20 80 60			20 20 40	μA
					0.1 0.4 0.3			0.1 0.1 0.2	mA
I <sub>IL</sub>	Low Level Input Current J, K Clock Set, Clear	V <sub>CC</sub> =max, V <sub>IN</sub> =0.4V			-0.4 -0.8 -0.8			-0.2 -0.2 -0.4	mA
I <sub>o</sub>	Output Short Circuit Current	V <sub>CC</sub> =max, V <sub>OUT</sub> =2.25V	-20		-110	-30		-112	mA
I <sub>CC</sub>	Power Supply Current	V <sub>CC</sub> =max			6.0		2.5	4.5	mA

Symbol	Parameter	INPUT	OUTPUT	LS112A C <sub>L</sub> =15 pF		ALS112A C <sub>L</sub> =50pF R <sub>L</sub> =500Ω		Unit
				Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency			30		30		MHz
t <sub>PLH</sub>	Propagation Delay Time Low-to-High Level Output	Clock	Any Q		20	3	15	ns
t <sub>PHL</sub>	Propagation Delay Time High-to-Low Level Output	Clock	Any Q		20	5	19	ns
t <sub>PLH</sub>	Propagation Delay Time Low-to-High Level Output	Set or Clear	Any Q		20	3	15	ns
t <sub>PHL</sub>	Propagation Delay Time High-to-Low Level Output	Set or Clear	Any Q		20	4	18	ns

AC SETUP REQUIREMENTS over full operating conditions

Symbol	Parameter	LS112A		ALS 112A		Units
		MIN	MAX	MIN	MAX	
$t_w$	Pulse Width Set or Clear Low Clock High Clock Low	25 20		10 16.5 16.5		ns
$t_s$	Setup Time	20		22		ns
$t_h$	Hold Time	0		0		ns
$t_{rec}$	Clock Recovery Time	25		20		ns

SWITCHING WAVEFORMS

