

HIGH-PERFORMANCE CMOS BUS INTERFACE LATCHES

IDT 54/74FCT841A/B-IDT 54/74FCT846A/B*
(Replaces 39C841-46)

FEATURES:

- Equivalent to AMD's Am29841-46 bipolar registers in pinout/ function, speeds and output drive over full temperature and voltage supply extremes
- · High-speed parallel latches
 - Non-inverting transparent ten = 5.5ns typ.
 - Inverting transparent tpp = 6.0ns typ.
- Buffered common latch enable, clear and preset input
- IoL = 48mA (commercial) and 32mA (military)
- Clamp diodes on all inputs for ringing suppression
- CMOS power levels (5µW typ. static)
- · TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than AMD's bipolar Am29800 Series (5µA max.)
- Product available in Radiation Tolerant and Enhanced versions
- · Military product compliant to MIL-STD-883, Class B


DESCRIPTION:

The IDT54/74FCT800 Series is built using advanced CEMOS $^{\text{TM}}$, a dual metal CMOS technology.

The IDT54/74FCT840 Series bus interface latches are designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity. The IDT54/74FCT841 and IDT54/74FCT842 are buffered, 10-bit wide versions of the popular '373 function. The IDT54/74FCT843 and IDT54/74FCT844 are 9-bit wide buffered latches with Preset (PRE) and Clear (CLR) – ideal for parity bus interfacing in high-performance systems. The IDT54/74FCT845 and IDT54/74FCT845 and IDT54/74FCT845 and IDT54/74FCT846 are 8-bit buffered latches with all the '843/4 controls plus multiple enables ($\overline{\text{OE}}_1$, $\overline{\text{OE}}_2$, $\overline{\text{OE}}_3$) to allow multiuser control of the interface, e.g., $\overline{\text{CS}}$, DMA and RD/WR. They are ideal for use as an output port requiring high $|_{\text{OL}}/|_{\text{CH}}|$.

All of the IDT54/74FCT800 high-performance interface family are designed for high-capacitance load drive capability, while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in the high impedance state.

FUNCTIONAL BLOCK DIAGRAM



PRODUCT SELECTOR GUIDE

	DEVICE							
	10-BIT	9-BIT	8-BIT					
Non-inverting	54/74FCT841A/B	54/74FCT843A/B	54/74FCT845A/B					
Inverting	54/74FCT842A/B	54/74FCT844A/B	54/74FCT846A/B					

CEMOS is a trademark of Integrated Device Technology, Inc.


*Advance information only for IDT54/74FCT842 and IDT54/74FCT846.


MILITARY AND COMMERCIAL TEMPERATURE RANGES

JANUARY 1989


PIN CONFIGURATIONS IDT54/74FCT841/IDT54/74FCT842 10-BIT LATCHES


LOGIC SYMBOLS







IDT54/74FCT843/IDT54/74FCT844 9-BIT LATCHES





IDT54/74FCT845/IDT54/74FCT846 8-BIT LATCHES





PIN DESCRIPTION

NAME	1/0	DESCRIPTION
IDT54/74	FCT841	/43/45 (Non-inverting)
CLR	ı	When CLR is low, the outputs are LOW if OE is LOW. When CLR is HIGH, data can be entered into the latch.
D,	1	The latch data inputs.
LE	t	The latch enable input. The latches are transparent when LE is HIGH. Input data is latched on the HIGH-to-LOW transition.
Yı	0	The 3-state latch outputs.
OE	ı	The output enable control. When \overline{OE} is LOW, the outputs are enabled. When \overline{OE} is HIGH, the outputs Y_1 are in the high-impedance (off) state.
PRE		Preset line. When PRE is LOW, the outputs are HIGH if OE is LOW. Preset overrides CLR.
IDT54/74	FCT842	/44/46 (Inverting)
CLR	ı	When CLR is low, the outputs are LOW if OE is LOW. When CLR is HIGH, data can be entered into the latch.
D ₃	1	The latch inverting data inputs.
LE	1	The latch enable input. The latches are transparent when LE is HIGH. Input data is latched on the HIGH-to-LOW transition.
Yi	0	The 3-state latch outputs.
ŌĒ	I	The output enable control. When \overline{OE} is LOW, the outputs are enabled. When \overline{OE} is HIGH, the outputs Y_1 are in the high-impedance (off) state.
PRE		Preset line. When PRE is LOW, the outputs are HIGH if OE is LOW. Preset overrides CLR.

FUNCTION TABLES (1) IDT54/74FCT841/43/45

	IN	PUTS			INTER- NAL	OUT- PUTS	FUNCTION
CLR	PRE	OE	LE	Di	Qi	Yı	
н	н	н	х	Х	<u>x</u>	z	High Z
Н	×	Ι	Ι	L	L	Z	High Z
Н	H	н	Ξ	н	н	Z	High Z
H	I	Н	٦	Х	NC	Z	Latched (High Z)
Н	н	L	Н	L	L	L	Transparent
Н	н	L	Н	н	н	н	Transparent
н	Н	L	L	Х	NC	NC	Latched
Н	L	L	Х	Х	Н	Н	Preset
L	I	L	х	Х	L	L	Clear
L	L	L_	Х	_ x	H	Н	Preset
L	Н	π	L	Х	L	Z	Latched (High Z)
н	L	Н	L	х	н	Z	Latched (High Z)

NOTE:

FUNCTION TABLES (1) IDT54/74FCT842/44/46

10 1 34	D154/74FC1842/44/46									
	IN	INPUTS				OUT- PUTS	FUNCTION			
CLA	PRE	ŌĒ	LE	D,	Q	Yı				
н	н	Ŧ	х	х	×	z	High Z			
H	Ι	×	Ŧ	Ι	L.	Z	High Z			
н	Н	н	н	٦	н	Z	High Z			
н	Η	Н	L	Х	NC	Z	Latched (High Z)			
Н	Н	L	н	Н	L	L	Transparent			
н	Н	L	н	L	н	н	Transparent			
н	н	L	L	Х	NC	NC	Latched			
Н	٦	L	X	Х	Н.	Ħ	Preset			
L	Ŧ	L	×	х	L	L	Clear			
L	٦	L	Х_	Х	_ н	Н	Preset			
L	н	н	L	×	L	Z	Latched (High Z)			
Н	L	н	L	х	Н	Z	Latched (High Z)			

NOTE:

^{1.} H = HIGH, L = LOW, X = Don't Care, NC = No Change, \uparrow = LOW-to-HIGH Transition, Z = High Impedance

H = HIGH, L = LOW, X = Don't Care, NC = No Change, ↑ = LOW-to-HIGH Transition, Z = High Impedance

ABSOLUTE MAXIMUM RATINGS (1)

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
T _A	Operating Temperature	0 to +70	-55 to +125	°
T _{BIAS}	Temperature Under Bias	-55 to + 125	-65 to + 135	ပို
T _{STG}	Storage Temperature	-55 to + 125	-65 to + 150	°C
P _T	Power Dissipation	0.5	0.5	W
l _{out}	DC Output Current	100	100	mA

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

SYMBOL	PARAMETER(1)	CONDITIONS	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance	$V_{IN} = 0V$	6	10	рF
C _{OUT}	Output Capacitance	$V_{OUT} = OV$	8	12	рF

NOTE:

1. This parameter is guaranteed by characterization data and not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following conditions apply unless otherwise specified: $V_{LC}=0.2V; V_{HC}=V_{CC}-0.2V$ Commercial: $T_A=0^{\circ}C$ to $+70^{\circ}C; V_{CC}=5.0V\pm5\%$ Military: $T_A=-55^{\circ}C$ to $+125^{\circ}C; V_{CC}=5.0V\pm10\%$

SYMBOL	PARAMETER	TEST CONDITIONS (1)			TYP. ⁽²⁾	MAX.	UNIT	
V _{IH}	Input HIGH Level	Guaranteed Logic Hi	gh Level	2.0	-	-	v	
V _{IL}	Input LOW Level	Guaranteed Logic Lo	w Level	T-	-	0.8	٧	
			V _I = V _{CC}	_	~	5		
ħн	Input HIGH Current		V _i = 2.7V	_		5(4)		
,	Innert Cold Comment	V _{CC} = Max.	V ₁ = 0.5V	_	~	-5(4)	μA	
1 _{IL}	Input LOW Current		V _I = GND	-	-	-5		
			Vo = Vcc	_		10		
	Off State (High Impedance)		$V_O = 2.7V$	_		10 ⁽⁴⁾		
loz	Output Current	V _{CC} = Max.	$V_Q = 0.5V$		10	-10 ⁽⁴⁾	μA	
			$V_0 = GND$	_	•	-10		
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _N = -18	-	-0.7	-1.2	٧		
los	Short Circuit Current	$V_{CC} = Max^{(3)}, V_0 =$	GND	-75	-120	-	mA	
		$V_{CC} = 3V, V_{IN} = V_{LC}$	V _{HC}	V _{CC}				
V _{OH}	Output HIGH Voltage	1	I _{OH} = -300µA	V _{HC}	V cc	-	v	
тон		$V_{CC} = Min.$ $V_{IN} = V_{IH} pr V_{II}$	I _{OH} = -15mA MIL.	2.4	4.3	_		
			I _{OH} = -24mA COM'L.	2.4	4.3	-		
		$V_{CC} = 3V$, $V_{IN} = V_{LC}$ or V_{HC} , $I_{OL} = 300\mu$ A		-	GND	V _{LC}		
			l _{OL} = 300μ A	_	GND	V _{LC}		
V OL	Output LOW Voltage	$V_{CC} = Min.$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	l _{OL} = 32mA MIL.	_	0.3	0.5	l v	
ľ			I _{OL} = 48mA COM'L.	-	0.3	0.5		
V _H	Input Hysteresis on Clock Only	<u> </u>		_	200	-	mV	

NOTES:

- 1. For conditions shown as max, or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at $V_{CC} = 5.0V$, $+25^{\circ}C$ ambient and maximum loading
- 3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- 4. This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS $V_{LC} = 0.2V; V_{HC} = V_{CC} - 0.2V$

SYMBOL	PARAMETER	TEST COND	TIONS (1)	MIN.	TYP. ⁽²⁾	MAX.	UNIT
I _{cc}	Quiescent Power Supply Current	$V_{CC} = Max.$ $V_{IN} \ge V_{HC} : V_{IN} \le V_{LC}$ $f_{\parallel} = 0$		-	0.001	1.5	mA
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = Max.$ $V_{ N} = 3.4V^{(3)}$		~-	0.5	2.0	mA
Icco	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max. Outputs Open OE = GND LE = Vcc One Input Toggling 50% Duty Cycle	V _{IN} ≥ V _{HC} V _{IN} ≤ V _{LC}	-	0.15	0.25	mA/ MHz
		V _{CC} = Max. Outputs Open f ₁ = 10MHz 5 <u>0</u> % Duty Cycle	$V_{\text{IN}} \ge V_{\text{HC}}$ $V_{\text{IN}} \le V_{\text{LC}}$ (FCT)	_	1.5	4.0	
Ic	(6)	OE = GND LE = V _{CC} One Bit Toggling	$y_{IN} = 3.4V \text{ or}$ $V_{IN} = GND$	-	1.8	5.0	mA
ic Total Poi	Total Power Supply Current ⁽⁶⁾	Vcc = Max. Outputs Open f ₁ = 2.5MHz	$V_{\text{IN}} \ge V_{\text{HC}}$ $V_{\text{IN}} \le V_{\text{LC}}$ (FCT)	_	3.0	6.5 ⁽⁵⁾	
		50% Duty Cycle OE = GND LE = V _{CC} Eight Bits Toggling	$V_{IN} = 3.4V$ $V_{IN} = GND$	-	5.0	14.5	

NOTES:

- 1. For conditions shown as max, or min., use appropriate value specified under Electrical Characteristics for the applicable device type.

- 2. Typical values are at $V_{CC}=5.0V$, $+25^{\circ}C$ ambient and maximum loading. 3. Per TTL driven input ($V_{IN}=3.4V$); all other inputs at V_{CC} or GND. 4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- 5. Values for these conditions are examples of the $I_{\rm CC}$ formula. These limits are guaranteed but not tested.
- 6. Ic = I OUISSCENT + I INPUTS + I DYNAMIC Ic = Icc + Δ Icc D_HN_T + Icco ($f_{CP}/2$ + f_1N_1) Icc = Quiescent Current

 - ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V) D_H = Duty Cycle for TTL Inputs High

 - N_T = Number of TTL inputs at D_H
 - I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 - $f_{CP}=Clock$ Frequency for Register Devices (Zero for Non-Register Devices) $f_{\parallel}=Input$ Frequency

 - N_1 = Number of Inputs at f_1
 - All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

		(4)	IDTS	4/74FC	T841A-4	46A	IDT5	4/74FC	T841B-	46B	
PARAMETER	DESCRIPTION	TEST (1)	co	M'L.	M	L.	co	M'L.	MI	L	UNIT
FARAMETEN	525 00000000000000000000000000000000000	CONDITIONS	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	-	
t _{PLH} (IDT54/74FCT841, 43, 45) t _{PHL}	Data (D _i) to Output (Y _i)	C _L = 50pF R _L = 500Ω	-	9	-	10	_	6.5	-	7.5	ns
t _{PLH} t _{PHL}	(LE = HIGH)	$C_L = 300 pF^{(3)}$ $R_L = 500 \Omega$	-	13	ı	15	_	13	-	15	ns
t _{su}	Data to LE Set-up Time	C ₁ = 50pF	2.5	_	2.5	- '	2.5	_	2.5		ns
t _H	Data to LE Hold Time	R _L = 500Ω	2.5	-	3	-	2.5	-	2.5	_	ns
t _{PLH} (IDT54/74FCT842, 44, 46)	Data (D _i) to Output (Y _i) (LE = HiGH)	$C_L = 50pF$ $R_L = 500\Omega$	_	10	1	12		8.0	-	9.0	ns
t _{PLH}		$C_L = 300 pF^{(3)}$ $R_L = 500 \Omega$	_	13	-	15	_	13		15	ns
t _{SU}	Data to LE Set-up Time	$C_i = 50pF$	2.5		2.5		2.5	_	2.5	_	ns
t _H	Data to LE Hold Time	R _L = 500Ω	2.5	Γ-	3		2.5	_	2.5	-	ns
t _{PLH} t _{PHL}	Latch Enable (LE) to Y _i	C _L = 50pF R _L = 500Ω	_	12	_	13	-	8.0	-	10.5	ns
t _{PLH} t _{PHL}		$C_L = 300pF^{(3)}$ $R_L = 500\Omega$	_	16	-	20	_	15.5	_	18	ns
t _{PLH}	Propagation Delay, Preset to Y	•	<u> </u>	12	-	14	-	8.0		10	ns
t _{sv}	Preset Recovery (PRE) Time	C _L = 50pF	_	14	-	17	1	10		13	ns
t _{PHL}	Propagation Delay, Clear to Y	$R_L = 500\Omega$		13	-	14	-	10	-	11	ns
t _{SU}	Clear Recovery (CLR) Time			14	-	17		10		10	ns
t _{PWH}	LE Pulse Width HIGH		4	-	5	_	4	-	4		ns
tpwL	Preset Pulse Width LOW	C _L = 50pF R _L = 500Ω	5	-	7	-	4	_	4	-	ns
t _{PWL}	Clear Pulse Width LOW		4		5		4	_	4	_	ns
t _{PZH} t _{PZL}	Output Enable Time OE	$C_L = 50pF$ $R_L = 500\Omega$		11.5	_	13.0	_	8	-	8.5	ns
t _{PZH} t _{PZL}	to Y ₁	$C_L = 300pF^{(3)}$ $R_L = 500\Omega$	_	23	_	25	-	14	_	15	ns
t _{PHZ} t _{PLZ}	Output Disable Time OE	$C_L = 5pF^{(3)}$ $R_L = 500\Omega$	_	9		10	_	6	-	6.5	ns
t _{PHZ} t _{PLZ}	to Y,	$C_L = 50pF$ $R_L = 500\Omega$	-	8	-	10		7.0	-	7.5	ns

NOTES:

- 1. See test circuit and waveforms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.
- 3. This parameter guaranteed but not tested.

ORDERING INFORMATION

