



Integrated Device Technology, Inc.

HIGH-PERFORMANCE CMOS BUS INTERFACE LATCHES

**IDT 54/74FCT841A/B-
IDT 54/74FCT846A/B***
(Replaces 39C841-46)

FEATURES:

- Equivalent to AMD's Am29841-46 bipolar registers in pinout/function, speeds and output drive over full temperature and voltage supply extremes
- High-speed parallel latches
 - Non-inverting transparent $t_{PD} = 5.5\text{ns}$ typ.
 - Inverting transparent $t_{PD} = 6.0\text{ns}$ typ.
- Buffered common latch enable, clear and preset input
- $I_{OL} = 48\text{mA}$ (commercial) and 32mA (military)
- Clamp diodes on all inputs for ringing suppression
- CMOS power levels ($5\mu\text{W}$ typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than AMD's bipolar Am29800 Series ($5\mu\text{A}$ max.)
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B


DESCRIPTION:

The IDT54/74FCT800 Series is built using advanced CEMOS™, a dual metal CMOS technology.

The IDT54/74FCT840 Series bus interface latches are designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity. The IDT54/74FCT841 and IDT54/74FCT842 are buffered, 10-bit wide versions of the popular '373 function. The IDT54/74FCT843 and IDT54/74FCT844 are 9-bit wide buffered latches with Preset (PRE) and Clear (CLR) — ideal for parity buses interfacing in high-performance systems. The IDT54/74FCT845 and IDT54/74FCT846 are 8-bit buffered latches with all the '843/4 controls plus multiple enables ($\overline{OE}_1, \overline{OE}_2, \overline{OE}_3$) to allow multiuser control of the interface, e.g., CS, DMA and RD/WR. They are ideal for use as an output port requiring high I_{OL}/I_{OH} .

All of the IDT54/74FCT800 high-performance interface family are designed for high-capacitance load drive capability, while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in the high impedance state.

FUNCTIONAL BLOCK DIAGRAM



10

PRODUCT SELECTOR GUIDE

	DEVICE		
	10-BIT	9-BIT	8-BIT
Non-inverting	54/74FCT841A/B	54/74FCT843A/B	54/74FCT845A/B
Inverting	54/74FCT842A/B	54/74FCT844A/B	54/74FCT846A/B

CEMOS is a trademark of Integrated Device Technology, Inc.

*Advance information only for IDT54/74FCT842 and IDT54/74FCT846.


MILITARY AND COMMERCIAL TEMPERATURE RANGES

JANUARY 1989


PIN CONFIGURATIONS

LOGIC SYMBOLS


IDT54/74FCT841/IDT54/74FCT842 10-BIT LATCHES




DIP/CERPACK/SOIC
TOP VIEW




LCC
TOP VIEW




IDT54/74FCT843/IDT54/74FCT844 9-BIT LATCHES




DIP/CERPACK/SOIC
TOP VIEW




LCC
TOP VIEW




IDT54/74FCT845/IDT54/74FCT846 8-BIT LATCHES



DIP/CERPACK/SOIC
TOP VIEW



LCC
TOP VIEW



PIN DESCRIPTION

NAME	I/O	DESCRIPTION
IDT54/74FCT841/43/45 (Non-inverting)		
CLR	I	When CLR is low, the outputs are LOW if OE is LOW. When CLR is HIGH, data can be entered into the latch.
D _i	I	The latch data inputs.
LE	I	The latch enable input. The latches are transparent when LE is HIGH. Input data is latched on the HIGH-to-LOW transition.
Y _i	O	The 3-state latch outputs.
OE	I	The output enable control. When OE is LOW, the outputs are enabled. When OE is HIGH, the outputs Y _i are in the high-impedance (off) state.
PRE	I	Preset line. When PRE is LOW, the outputs are HIGH if OE is LOW. Preset overrides CLR.
IDT54/74FCT842/44/46 (Inverting)		
CLR	I	When CLR is low, the outputs are LOW if OE is LOW. When CLR is HIGH, data can be entered into the latch.
D _i	I	The latch inverting data inputs.
LE	I	The latch enable input. The latches are transparent when LE is HIGH. Input data is latched on the HIGH-to-LOW transition.
Y _i	O	The 3-state latch outputs.
OE	I	The output enable control. When OE is LOW, the outputs are enabled. When OE is HIGH, the outputs Y _i are in the high-impedance (off) state.
PRE	I	Preset line. When PRE is LOW, the outputs are HIGH if OE is LOW. Preset overrides CLR.

FUNCTION TABLES ⁽¹⁾
IDT54/74FCT841/43/45

INPUTS					INTER- NAL	OUT- PUTS	FUNCTION
CLR	PRE	OE	LE	D _i	Q _i	Y _i	
H	H	H	X	X	X	Z	High Z
H	H	H	H	L	L	Z	High Z
H	H	H	H	H	H	Z	High Z
H	H	H	L	X	NC	Z	Latched (High Z)
H	H	L	H	L	L	L	Transparent
H	H	L	H	H	H	H	Transparent
H	H	L	L	X	NC	NC	Latched
H	L	L	X	X	H	H	Preset
L	H	L	X	X	L	L	Clear
L	L	L	X	X	H	H	Preset
L	H	H	L	X	L	Z	Latched (High Z)
H	L	H	L	X	H	Z	Latched (High Z)

NOTE:
1. H = HIGH, L = LOW, X = Don't Care, NC = No Change, ↑ = LOW-to-HIGH Transition, Z = High Impedance

FUNCTION TABLES ⁽¹⁾
IDT54/74FCT842/44/46

INPUTS					INTER- NAL	OUT- PUTS	FUNCTION
CLR	PRE	OE	LE	D _i	Q _i	Y _i	
H	H	H	X	X	X	Z	High Z
H	H	H	H	H	L	Z	High Z
H	H	H	H	L	H	Z	High Z
H	H	H	L	X	NC	Z	Latched (High Z)
H	H	L	H	H	L	L	Transparent
H	H	L	H	L	H	H	Transparent
H	H	L	L	X	NC	NC	Latched
H	L	L	X	X	H	H	Preset
L	H	L	X	X	L	L	Clear
L	L	L	X	X	H	H	Preset
L	H	H	L	X	L	Z	Latched (High Z)
H	L	H	L	X	H	Z	Latched (High Z)

NOTE:
1. H = HIGH, L = LOW, X = Don't Care, NC = No Change, ↑ = LOW-to-HIGH Transition, Z = High Impedance

10

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
P _T	Power Dissipation	0.5	0.5	W
I _{OUT}	DC Output Current	100	100	mA

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

SYMBOL	PARAMETER ⁽¹⁾	CONDITIONS	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	6	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	8	12	pF

NOTE:

- This parameter is guaranteed by characterization data and not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following conditions apply unless otherwise specified:

V_{LC} = 0.2V; V_{HC} = V_{CC} - 0.2V

Commercial: T_A = 0°C to +70°C; V_{CC} = 5.0V ± 5%

Military: T_A = -55°C to +125°C; V_{CC} = 5.0V ± 10%

SYMBOL	PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN.	TYP. ⁽²⁾	MAX.	UNIT	
V _{IH}	Input HIGH Level	Guaranteed Logic High Level	2.0	-	-	V	
V _{IL}	Input LOW Level	Guaranteed Logic Low Level	-	-	0.8	V	
I _{IH}	Input HIGH Current	V _{CC} = Max.	V _I = V _{CC}	-	-	5	μA
I _{IL}	Input LOW Current		V _I = 2.7V	-	-	5 ⁽⁴⁾	
		V _I = 0.5V	-	-	-5 ⁽⁴⁾		
I _{oz}	Off State (High Impedance) Output Current	V _{CC} = Max.	V _O = V _{CC}	-	-	10	
			V _O = 2.7V	-	-	10 ⁽⁴⁾	
			V _O = 0.5V	-	-	-10 ⁽⁴⁾	
			V _O = GND	-	-	-10	
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _N = -18mA	-	-0.7	-1.2	V	
I _{OS}	Short Circuit Current	V _{CC} = Max. ⁽³⁾ , V _O = GND	-75	-120	-	mA	
V _{OH}	Output HIGH Voltage	V _{CC} = 3V, V _{IN} = V _{LC} or V _{HC} , I _{OH} = -32 μA	V _{HC}	V _{CC}	-	V	
		V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OH} = -300 μA	V _{HC}	V _{CC}		-
			I _{OH} = -15mA MIL. I _{OH} = -24mA COM'L.	2.4	4.3		-
V _{OL}	Output LOW Voltage	V _{CC} = 3V, V _{IN} = V _{LC} or V _{HC} , I _{OL} = 300 μA	-	GND	V _{LC}	V	
		V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OL} = 300 μA	-	GND		V _{LC}
			I _{OL} = 32mA MIL. I _{OL} = 48mA COM'L.	-	0.3		0.5
V _H	Input Hysteresis on Clock Only	-	-	200	-	mV	

NOTES:

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS

$V_{LC} = 0.2V$; $V_{HC} = V_{CC} - 0.2V$





SYMBOL	PARAMETER	TEST CONDITIONS ⁽¹⁾		MIN.	TYP. ⁽²⁾	MAX.	UNIT
I_{CC}	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$ $V_{IN} \geq V_{HC}$; $V_{IN} \leq V_{LC}$ $f_I = 0$		—	0.001	1.5	mA
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V$ ⁽³⁾		—	0.5	2.0	mA
I_{CCD}	Dynamic Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$ Outputs Open $\overline{OE} = \text{GND}$ $LE = V_{CC}$ One Input Toggling 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$	—	0.15	0.25	mA/ MHz
I_C	Total Power Supply Current ⁽⁶⁾	$V_{CC} = \text{Max.}$ Outputs Open $f_I = 10\text{MHz}$ 50% Duty Cycle $\overline{OE} = \text{GND}$ $LE = V_{CC}$ One Bit Toggling	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$ (FCT)	—	1.5	4.0	mA
			$V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$	—	1.8	5.0	
		$V_{CC} = \text{Max.}$ Outputs Open $f_I = 2.5\text{MHz}$ 50% Duty Cycle $\overline{OE} = \text{GND}$ $LE = V_{CC}$ Eight Bits Toggling	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$ (FCT)	—	3.0	6.5 ⁽⁵⁾	
			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	5.0	14.5 ⁽⁵⁾	

NOTES:

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 5.0V$, +25°C ambient and maximum loading.
- Per TTL driven input ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_I N_I)$
 I_{CC} = Quiescent Current
 ΔI_{CC} = Power Supply Current for a TTL High Input ($V_{IN} = 3.4V$)
 D_H = Duty Cycle for TTL Inputs High
 N_T = Number of TTL Inputs at D_H
 I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 f_I = Input Frequency
 N_I = Number of Inputs at f_I
 All currents are in milliamps and all frequencies are in megahertz.

10

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

PARAMETER	DESCRIPTION	TEST ⁽¹⁾ CONDITIONS	IDT54/74FCT841A-46A				IDT54/74FCT841B-46B				UNIT
			COM'L.		MIL.		COM'L.		MIL.		
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t_{PLH} (IDT54/74FCT841, 43, 45) t_{PHL}	Data (D_i) to Output (Y_i) (LE = HIGH)	$C_L = 50pF$ $R_L = 500\Omega$	-	9	-	10	-	6.5	-	7.5	ns
		$C_L = 300pF^{(3)}$ $R_L = 500\Omega$	-	13	-	15	-	13	-	15	ns
t_{SU}	Data to LE Set-up Time	$C_L = 50pF$ $R_L = 500\Omega$	2.5	-	2.5	-	2.5	-	2.5	-	ns
t_H	Data to LE Hold Time	$C_L = 50pF$ $R_L = 500\Omega$	2.5	-	3	-	2.5	-	2.5	-	ns
t_{PLH} (IDT54/74FCT842, 44, 46) t_{PHL}	Data (D_i) to Output (Y_i) (LE = HIGH)	$C_L = 50pF$ $R_L = 500\Omega$	-	10	-	12	-	8.0	-	9.0	ns
		$C_L = 300pF^{(3)}$ $R_L = 500\Omega$	-	13	-	15	-	13	-	15	ns
t_{SU}	Data to LE Set-up Time	$C_L = 50pF$ $R_L = 500\Omega$	2.5	-	2.5	-	2.5	-	2.5	-	ns
t_H	Data to LE Hold Time	$C_L = 50pF$ $R_L = 500\Omega$	2.5	-	3	-	2.5	-	2.5	-	ns
t_{PLH} t_{PHL}	Latch Enable (LE) to Y_i	$C_L = 50pF$ $R_L = 500\Omega$	-	12	-	13	-	8.0	-	10.5	ns
t_{PLH} t_{PHL}		$C_L = 300pF^{(3)}$ $R_L = 500\Omega$	-	16	-	20	-	15.5	-	18	ns
t_{PLH}	Propagation Delay, Preset to Y_i	$C_L = 50pF$ $R_L = 500\Omega$	-	12	-	14	-	8.0	-	10	ns
t_{SU}	Preset Recovery (PRE ) Time		-	14	-	17	-	10	-	13	ns
t_{PHL}	Propagation Delay, Clear to Y_i		-	13	-	14	-	10	-	11	ns
t_{SU}	Clear Recovery (CLR ) Time		-	14	-	17	-	10	-	10	ns
t_{PWH}	LE Pulse Width		HIGH	4	-	5	-	4	-	4	-
t_{PWL}	Preset Pulse Width	LOW	5	-	7	-	4	-	4	-	ns
t_{PWL}	Clear Pulse Width	LOW	4	-	5	-	4	-	4	-	ns
t_{PZH} t_{PZL}	Output Enable Time \overline{OE}  to Y_i	$C_L = 50pF$ $R_L = 500\Omega$	-	11.5	-	13.0	-	8	-	8.5	ns
t_{PZH} t_{PZL}		$C_L = 300pF^{(3)}$ $R_L = 500\Omega$	-	23	-	25	-	14	-	15	ns
t_{PHZ} t_{PLZ}	Output Disable Time \overline{OE}  to Y_i	$C_L = 5pF^{(3)}$ $R_L = 500\Omega$	-	9	-	10	-	6	-	6.5	ns
t_{PHZ} t_{PLZ}		$C_L = 50pF$ $R_L = 500\Omega$	-	8	-	10	-	7.0	-	7.5	ns

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter guaranteed but not tested.

ORDERING INFORMATION

<u>IDTXXFCT</u> Temp. Range	<u>XXXX</u> Device Type	<u>X</u> Package	<u>X</u> Process		
				Blank	Commercial
				B	MIL-STD-883, Class B
				P	Plastic DIP
				D	CERDIP
				E	CERPACK
				L	Leadless Chip Carrier
				SO	Small Outline IC
				841A	10-Bit Non-inverting Latch
				842A	10-Bit Inverting Latch
				843A	9-Bit Non-inverting Latch
				844A	9-Bit Inverting Latch
				845A	8-Bit Non-inverting Latch
				846A	8-Bit Inverting Latch
				841B	Fast 10-Bit Non-inverting Latch
				842B	Fast 10-Bit Inverting Latch
843B	Fast 9-Bit Non-inverting Latch				
844B	Fast 9-Bit Inverting Latch				
845B	Fast 8-Bit Non-inverting Latch				
846B	Fast 8-Bit Inverting Latch				
54	-55°C to +125°C				
74	0°C to +70°C				