

Low Voltage Octal D-Type Latch with 5V Tolerant Inputs and Outputs

The TC74LCX373 is a high performance CMOS OCTAL D-TYPE LATCH. Designed for use in 3.3 Volt systems, it achieves high speed operation while maintaining the CMOS low power dissipation.

The device is designed for low-voltage (3.3V) V_{CC} applications, but it could be used to interface to 5V supply environment for both inputs and outputs.

This 8-bit D-type latch is controlled by a latch enable input (LE) and a output enable input (\overline{OE}).


When the \overline{OE} input is high, the eight outputs are in a high impedance state.

All inputs are equipped with protection circuits against static discharge.


Features

- Low Voltage Operation: $V_{CC} = 2.0 \sim 3.6V$
- High Speed Operation: $t_{pd} = 8.0\text{ns}$ (Max.) ($V_{CC} = 3.0 \sim 3.6V$)
- Output Current: $I_{OH}/I_{OL} = 24\text{mA}$ (Min.) ($V_{CC} = 3.0V$)
- Latch-up Performance: $\pm 500\text{mA}$
- Available in JEDEC SOP, EIAJ SOP and SSOP
- Power down protection is provided on all inputs and outputs.
- Pin and Function Compatible with the 74 series
 - (74AC/VHC/HC/F/ALS/LS etc.) 373 type.


Pin Assignment



(TOP VIEW)



IEC Logic Symbol



Weight SOP20-P-300 : 0.22g (Typ.)
SOL20-P-300 : 0.46g (Typ.)
SSOP20-P-225A : 0.09g (Typ.)


Truth Table

Inputs			Outputs
\overline{OE}	LE	D	
H	X	X	Z
L	L	H	Qn
L	H	L	L
L	H	H	H

X: Don't Care

Z: High Impedance

Qn: Q outputs are latched at the time when the LE input is taken to a low logic level.

System Diagram**Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Supply Voltage Range	V _{CC}	-0.5 ~ 7.0	V
DC Input Voltage	V _{IN}	-0.5 ~ 7.0	V
DC Bus I/O Voltage	V _{IO}	-0.5 ~ 7.0 (Note 1) -0.5 ~ V _{CC} + 0.5 (Note 2)	V
Input Diode Current	I _{IK}	-50	mA
Output Diode Current	I _{OK}	±50 (Note 3)	mA
DC Output Current	I _{OUT}	±50	mA
Power Dissipation	P _D	180	mW
DC V _{CC} /Ground Current	I _{CC/GND}	±100	mA
Storage Temperature	T _{STG}	-65 ~ 150	°C

(Note 1) Off State

(Note 2) High or Low State. I_{OUT} absolute maximum rating must be observed.(Note 3) V_{OUT} < GND, V_{OUT} > V_{CC}**Recommended Operating Conditions**

Parameter	Symbol	Value	Unit
Supply Voltage	V _{CC}	2.0 ~ 3.6 1.5 ~ 3.6 (Note 4)	V
Input Voltage	V _{IN}	0 ~ 5.5	V
Bus I/O Voltage	V _{OUT}	0 ~ 5.5 (Note 5) 0 ~ V _{CC} (Note 6)	V
Output Current	I _{OH/I_{OL}}	±24 (Note 7) ±12 (Note 8)	mA
Operating Temperature	T _{OPR}	-40 ~ 85	°C
Input Rise and Fall Time	dI/dV	0 ~ 10 (Note 9)	ns/V

(Note 4) Data Retention Only

(Note 5) Off-State

(Note 6) High or Low State

(Note 7) V_{CC} = 3.0 ~ 3.6V(Note 8) V_{CC} = 2.7 ~ 3.0V(Note 9) V_{IN} = 0.8 ~ 2.0V, V_{CC} = 3.0V

Electrical Characteristics**DC Characteristics (Ta = -40 ~ 85°C)**

Parameter		Symbol	Test Condition	V _{CC} (V)	Min.	Max.	Unit
Input Voltage	"H" Level	V _{IH}	—	2.7 ~ 3.6	2.0	—	V
	"L" Level	V _{IL}	—	2.7 ~ 3.6	—	0.8	V
Output Voltage	"H" Level	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -100µA I _{OH} = -12mA I _{OH} = -18mA I _{OH} = -24mA	2.7 ~ 3.6 2.7 3.0 3.0	V _{CC} - 0.2 2.2 2.4 2.2	— — — —
	"L" Level	V _{OL}	V _{IN} = V _{IH} or V _{IL}	I _{OL} = 100µA I _{OL} = 12mA I _{OL} = 16mA I _{OL} = 24mA	2.7 ~ 3.6 2.7 3.0 3.0	— — — —	0.2 0.4 0.4 0.55
Input Leakage Current		I _{IN}	V _{IN} = 0 ~ 5.5V	2.7 ~ 3.6	—	±5.0	µA
3-State Output Off-State Current		I _{OZ}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = 0 ~ 5.5V	2.7 ~ 3.6	—	±5.0	µA
Power Off Leakage Current		I _{OFF}	V _{IN} /V _{OUT} = 5.5V (per Pin)	0	—	10.0	µA
Quiescent Supply Current	I _{CC}	V _{IN} = V _{CC} or GND		2.7 ~ 3.6	—	10.0	µA
		V _{IN} /V _{OUT} = 3.6 ~ 5.5V		2.7 ~ 3.6	—	±10.0	µA
Increase in I _{CC} per Input		ΔI _{CC}	V _{IH} = V _{CC} - 0.6V	2.7 ~ 3.6	—	500	µA

AC Characteristics (Ta = -40 ~ 85°C)

Parameter		Symbol	Test Condition	V _{CC} (V)	Min.	Max.	Unit
Propagation Delay Time (D - Q)	t _{pLH} t _{pHL}		(Fig. 1, 2)	2.7 3.3 ± 0.3	— 1.5	9.0 8.0	ns
Propagation Delay Time (LE - Q)	t _{pLH} t _{pLH}		(Fig. 1, 2)	2.7 3.3 ± 0.3	— 1.5	9.5 8.5	ns
Output Enable Time	t _{pZL} t _{pZH}		(Fig. 1, 3)	2.7 3.3 ± 0.3	— 1.5	9.5 8.5	ns
Output Disable Time	t _{pLZ} t _{pHZ}		(Fig. 1, 3)	2.7 3.3 ± 0.3	— 1.5	8.5 7.5	ns
Minimum Pulse Width (LE)	t _{W(H)} t _{W(L)}		(Fig. 1, 2)	2.7 3.3 ± 0.3	4.0 3.3	— —	ns
Minimum Setup Time	t _s		(Fig. 1, 2)	2.7 3.3 ± 0.3	2.5 2.5	— —	ns
Minimum Hold Time	t _h		(Fig. 1, 2)	2.7 3.3 ± 0.3	1.5 1.5	— —	ns
Output to Output Skew	t _{osLH} t _{osHL}		(Note 10)	2.7 3.3 ± 0.3	— —	— 1.0	ns

(Note 10) Parameter guaranteed by design. (t_{osLH} = | t_{pLHm} - t_{pLhn} |, t_{osHL} = | t_{pHLM} - t_{pHLn} |)

Dynamic Switching Characteristics (Ta = 25°C, Input t_l = t_h = 2.5ns, C_L = 50pF, R_L = 500Ω)

Parameter	Symbol	Test Condition	V _{cc} (V)	Typical	Unit
Quiet Output Maximum Dynamic V _{OL}	V _{OLP}	V _{IH} = 3.3V, V _{IL} = 0V	3.3	0.8	V
Quiet Output Minimum Dynamic V _{OL}	V _{OLV}	V _{IH} = 3.3V, V _{IL} = 0V	3.3	0.8	V


Capacitive Characteristics (Ta = 25°C)

Parameter	Symbol	Test Condition	V _{cc} (V)	Typical	Unit
Input Capacitance	C _{IN}		3.3	7	pF
Bus Input Capacitance	C _{I/O}		3.3	8	pF
Power Dissipation Capacitance	C _{PD}	f _{IN} = 10MHz (Note 11)	3.3	25	pF



(Note 11) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.
Average operating current can be obtained by the equation: I_{CC}(opr.) = C_{PD} • V_{CC} • f_{IN} + I_{CC}/8 (per bit)

TEST CIRCUIT

Fig.1



Parameter	Switch
t _{pLH} , t _{pHL}	Open
t _{pLZ} , t _{pZL}	6.0V
t _{pHZ} , t _{pZH}	GND
t _w , t _s , t _h	Open

AC WAVEFORMFig.2 t_{pLH}, t_{pHL}, t_w, t_s, t_hFig.3 t_{pLZ}, t_{pHZ}, t_{pZL}, t_{pZH}

Notes

- 
1. This technical data may be controlled under U.S. Export Administration Regulations and may be subject to the approval of the U.S. Department of Commerce prior to export. Any export or re-export, directly or indirectly, in contravention of the U.S. Export Administration Regulations is strictly prohibited.

2. **LIFE SUPPORT POLICY**

Toshiba products described in this document are not authorized for use as critical components in life support systems without the written consent of the appropriate officer of Toshiba America, Inc.

Life support systems are either systems intended for surgical implant in the body or systems which sustain life.

A critical component in any component of a life support system whose failure to perform may cause a malfunction of the life support system, or may affect its safety or effectiveness.

3. The information in this document has been carefully checked and is believed to be reliable; however no responsibility can be assumed for inaccuracies that may not have been caught. All information in this data book is subject to change without prior notice. Furthermore, Toshiba cannot assume responsibility for the use of any license under the patent rights of Toshiba or any third parties.