TMS28F008Axy TMS28F800Axy 8388608 BOOT-BLOCK FLASH MEMORIES SMJS851 - AUGUST 1997

- Organization . . . 1048576 By 8 Bits 524288 By 16 Bits
- Array-Blocking Architecture
 - Two 8K-Byte Parameter Blocks
 - One 96K-Byte Main Block
 - Seven 128K-Byte Main Blocks
 - One 16K-Byte Protected Boot Block
 - Top or Bottom Boot Locations
- All Inputs/Outputs TTL-Compatible
- Maximum Access/Minimum Cycle Time
 5-V ±10% V_{CC}, 3-V/5-V ±10% V_{PP}, or
 12-V ± 10% V_{PP}

	5 V _{CC}	3 V _{CC}
'28F008Axy70	70 ns	100 ns
'28F008Axy80	80 ns	120 ns
'28F800Axy70	70 ns	100 ns
'28F800Axy80	80 ns	120 ns
c = V. E. S. or Z. o	dependin	a on Voc

(x = V, E, S, or Z, depending on V_{CC}/V_{PP} voltage configuration ordered)
[y = top (T) or bottom (B) boot-block configuration ordered]

- 100000- and 10000-Program/Erase Cycle Versions
- Three Temperature Ranges
 - Commercial . . . 0°C to 70°C
 - Extended . . . 40°C to 85°C
 - Automotive . . . 40°C to 125°C
- Embedded Program/Erase Algorithms
 - Automated Byte Programming
 - Automated Word Programming
 - Automated Block Erase
 - Erase Suspend/Erase Resume
- Automatic Power-Saving Mode
- JEDEC Standards Compatible
 - Compatible With JEDEC Byte/Word Pinouts
 - Compatible With JEDEC EEPROM Command Set
- Fully Automated On-Chip Erase and Word/Byte Program Operations

- Package Options
 - 44-Pin Plastic Small-Outline Package (PSOP) (DBJ Suffix)
 - 40-Pin Thin Small-Outline Package (TSOP) (DCD Suffix)
 - 48-Pin TSOP (DCD Suffix)
 - 48-Ball µBGA available
- Low Power Dissipation (V_{CC} = 5.5 V)
 - Active Write . . . 330 mW (Byte Write)
 - Active Read . . . 220 mW (Byte Read)
 - Active Write . . . 330 mW (Word Write)
 - Active Read . . . 275 mW (Word Read)
 - Block Erase . . . 330 mW
 - Standby . . . 0.55 mW (CMOS-Input Levels)
 - Deep Power-Down Mode . . . 0.044 mW
- Write-Protection for Boot Block
- Industry Standard Command-State Machine (CSM)
 - Erase Suspend/Resume
 - Algorithm-Selection Identifier
- Flexible V_{PP} Supply Voltage Combination

	PIN NOMENCLATURE
A0-A18	Address Inputs
A0-A19	Address Inputs (for 40p TSOP only)
BYTE	Byte Enable
DQ0-DQ14	Data In/Out
DQ15/A -1	Data In/Out (word-wide mode),
	Low-Order Address (byte-wide mode)
CE	Chip Enable
ŌĒ	Output Enable
NC	No Internal Connection
RP	Reset/Deep Power Down
Vcc	Power Supply
Vpp	Power Supply for Program/Erase
V _{SS}	Ground
WE	Write Enable
WP	Write Protect (for 40-pin and 48-pin
	TSOP only)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




TMS28F800Axy 44-PIN PSOP (DBJ) (TOP VIEW)

V _{PP} [1	44	RP
A18 [43	WE
A17 [3	42	A8
A7 [4	41	A9
A6 🛭	5	40	A10
A5 [6	39	A11
A4 [7	38	A12
A3 [8	37	A13
A2 [9	36	A14
A1 [10	35	A15
A0 E	11	34	A16
CE (12	33	BYTE
V _{SS} [13	32	V _{SS}
OE C			DQ15/A_1
DQ0 [15		DQ7
DQ8	16	29	DQ14
DQ1 [17	28	DQ6
DQ9 E	18	27	DQ13
DQ2	19	26	DQ5
DQ10 [20	25	DQ12
DQ3 [21	24	DQ4
DQ11	22	23	· V _{CC}

TMS28F800Axy 48-BALL µBGA (TOP VIEW)

		2	3	4	5	6	′	8
Α	A13	.A11	A8	VPP	WP_	•	• A7	• A4
В	A14	● A10	• WE_	BP_	● A18	● A17	● A5	● A2
С	A15	A12	A 9	•	•	● A6	● A3	● A1
D	A16	• D14	● D5	• D11	D2	● D8	E_	● A0
E	BYTE	• D15	● D6	• D12	● D3	● D9	D0	v _{SS}
F	VSS	● D7	D13	D4	v _{CC}	D10	D1	OE_

TMS28F800Axy 48-PIN TSOP (DCD) (TOP VIEW)





TMS28F008Axy 40-PIN TSOP (DCD) (TOP VIEW) A16 0 40 A17 2 A15 39 V_{SS} A14 3 38 NC A13 4 37 A19 A12 5 36 A10 A11 6 35 DQ7 Α9 7 34 DQ6 **A8** 8 33 DQ5 WE 9 32 DQ4 RP 10 31] V_{CC} 11 V_{PP} 30 V_{CC} WP 12 29 NC A18 13 28 DQ3 Α7 14 27 DQ2 **A6** 15 DQ1 26 **A5** 16 25 DQ0 Α4 OE 17 24 АЗ 18 **GND** 23 A2 19 22 CE A1 20 21] A0

description

The TMS28F800Axy is a 8388608-bit, boot-block flash memory that can be electrically block-erased and reprogrammed. The TMS28F800Axy is organized in a blocked architecture consisting of one 16K-byte protected boot block, two 8K-byte parameter blocks, one 96K-byte main block, and seven 128K-byte main blocks. The device can be ordered in two different voltage configurations (see Table 1). Operation as a 1024K-byte (8-bit) or a 512K-word (16-bit) organization is user-definable.

Embedded program and block-erase functions are fully automated by the on-chip write-state machine (WSM), simplifying these operations and relieving the system microcontroller of these secondary tasks. WSM status can be monitored by an on-chip status register to determine progress of program/erase tasks. The device features user-selectable block erasure.

The TMS28F800AEy and TMS28F800AVy configuration allows the user to perform memory reads using $V_{CC} = 2.7-3.6$ V and $V_{CC} = 5$ V for optimum power consumption. Erasing or programming the device can be accomplished with $V_{PP} = 3$ V, 5 V, or 12-V. This configuration is offered in the commercial temperature range (0°C to 70°C) and the extended temperature range (-40°C to 85°C). Also, TMS28F800ASy offers $V_{CC} = 3-3.6$ V for optimum power consumption. The TMS28F800AVy configuration allows the user to perform memory reads using $V_{CC} = 2.7-3.6$ V for optimum power consumption.

The TMS28F800AZy configuration offers a 5-V memory read with a 3-V/5-V/12-V program and erase. This configuration is offered in three temperature ranges: 0°C to 70°C, – 40°C to 85°C, – 40°C to 125°C.

The TMS28F800Axy is offered in a 44-pin plastic small-outline package (PSOP) and a 48-pin thin small-outline package (TSOP) organized as X 16 or X 8.

The TMS28F008 is functionally equivalent to the 'F800 with the exceptions that it is organized only as a X 8 configuration, and it is offered only in a 40-pin TSOP.



TMS28F800Axv 8388608 BOOT-BLOCK FLASH MEMORIE

device symbol nomenclature





Table 1. V_{CC}/V_{PP} Voltage Configurations

DEVICE CONFIGURATION	READ VOLTAGE (VCC)	PROGRAM/ERASE VOLTAGE (Vpp)		
TMS28F800AEy	2.7 V to 3.6 V/5 V \pm 10 %	3 V/5 V ± 10% or 12 V ± 5%		
TMS28F800AZy	5 V ± 10 %	3 V/5 V ± 10% or 12 V ± 5 %		
TMS28F008AEy	2.7 V to 3.6 V/5 V ± 10 %	3 V/5 V ± 10% or 12 V ± 5%		
TMS28F008AZy	5 V ± 10 %	3 V/5 V ± 10% or 12 V ± 5%		
TMS28F800ASy	3.3 V/5 V ± 10 %	3 V/5 V ± 10% or 12 V ± 5%		
TMS28F008ASy	3.3 V/5 V ± 10 %	3 V/5 V ± 10% or 12 V ± 5%		
TMS28F800AVy	2.7 V to 3.6 V	3 V/5 V ± 10% or 12 V ± 5%		
TMS28F008AVy	2.7 V to 3.6 V	3 V/5 V ± 10% or 12 V ± 5%		




SMJS851 - AUGUST 1997

logic symbol for the TMS28F008AXy 40-pin package[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the FM package.


logic symbol for TMS28F800AXy 44-pin package†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DBJ package.




logic symbol for TMS28LF800Axy 48-pin package†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DCD package.



functional block diagram





8388608 BOOT-BLOCK FLASH MEMORIES

SMJS851 - AUGUST 1997

architecture

The TMS28F008Axy and TMS28F800Axy use a blocked architecture to allow independent erasure of selected memory blocks. The block to be erased is selected by using any valid address within that block.

block memory maps ('28F800Axy x16 configuration)

The TMS28F800Axy is available with the block architecture mapped in either of two configurations: the boot block located at the top or at the bottom of the memory array, as required by different microprocessors. The TMS28F800AxB (bottom boot block) is mapped with the 16K-byte boot block located at the low-order address range (00000h to 01FFFh). The TMS28F800AxT (top boot block) is inverted with respect to the TMS28F800AxB with the boot block located at the high-order address range (7E000h to 7FFFFh). Both of these address ranges are for word-wide mode. Figure 1 and Figure 2 show the memory maps for these configurations.

block memory maps ('28F008Axy and '28F800Axy x8 configuration)

The TMS28F008Axy and TMS28F800Sxy are available with the block architecture mapped in either of two configurations: the boot block located at the top or at the bottom of the memory array, as required by different microprocessors. The '28F008AxB and '28F800AxB (x8) are mapped with 16K-byte boot block located at the low-order address range (00000h to 03FFFh). The T and T (x8) are inverted with respect to the B models with the boot block located at the higher-order address range (FC000h to FFFFFh).



block memory maps (continued)

Address Range	×8 Configuration
FFFFFh	16K-Byte
	Boot Block
FC000h	550t 5100x
FBFFFh	8K-Byte
- 1	Parameter Block
FA000h	
F9FFFh	8K-Byte
	Parameter Block
F8000h	
F7FFFh	96K-Byte
	Main Block
E0000h	
DFFFFh	128K-Byte
	Main Block
C0000h	
BFFFFh	128K-Byte
	Main Block
A0000h	
9FFFFh	128K-Byte
	Main Block
80000h	
7FFFFh	128K-Byte
	Main Block
60000h	
5FFFFh	128K-Byte
40000-	Main Block
40000h	
3FFFFN	128K-Byte
20000h	Main Block
1FFFFh	
IFFFFR	128K-Byte
00000h	Main Block
กดดดดน โ	

×16 Configuration	Address Range
16K-Byte	7FFFFh
Boot Block	7E000h
8K-Byte Parameter Block	7DFFFh
Turumotor Diook	7D000h
8K-Byte Parameter Block	7CFFFh
T drameter brook	7C000h
96K-Byte Main Block	7BFFFh
	70000h
128K-Byte Main Block	6FFFFh
	60000h 5FFFFh
128K-Byte Main Block	50000h
	4FFFFh
128K-Byte Main Block	
	40000h 3FFFFh
128K-Byte Main Block	
	30000h 2FFFFh
128K-Byte Main Block	
	20000h 1FFFFh
128K-Byte Main Block	
	10000h
128K-Byte Main Block	0FFFFh
	00000h

NOTE A: '28F008Axy is offered in a 40-pin TSOP package, x8 configuration only.

DQ15/A_1 Is LSB Address

Figure 1. TMS28F008AxT and TMS28F800AxT (Top Boot Block) Memory Map



block memory maps (continued)

Address Range	×8 Configuration
FFFFFh	100K Pute
	128K-Byte
E0000h	Main Block
DFFFFh	400V D-4-
1	128K-Byte
C0000h	Main Block
BFFFFh	
	128K-Byte
A0000h	Main Block
9FFFFh	
	128K-Byte
80000h	Main Block
7FFFFh	
	128K-Byte
60000h	Main Block
5FFFFb	
3, , , , ,	128K-Byte
40000h	Main Block
3FFFFh	
SEFFE	128K-Byte
20000h	Main Block
1FFFFh	
ierrii j	96K-Byte
00000-	Main Block
08000h	
/rrrn	8K-Byte
	Parameter Block
06000h	
5FFFh	8K-Byte
	Parameter Block
04000h	
3FFFh	16K-Byte
	Boot Block
00000h	

×16 Configuration	Address Range
128K-Byte Main Block	7FFFFh
Main Block	70000h
128K-Byte Main Block	6FFFFh
India Block	60000h
128K-Byte Main Block	5FFFFh
	50000h
128K-Byte Main Block	4FFFFh
	40000h
128K-Byte Main Block	3FFFFh
	30000h
128K-Byte Main Block	2FFFFh
	20000h
128K-Byte Main Block	1FFFFh
Main block	10000h
96K-Byte Main Block	0FFFFh
Maili Diock	04000h
8K-Byte Parameter Block	03FFFh
r drameter block	03000h
8K-Byte Parameter Block	02FFFh
	02000h
16K-Byte Boot Block	01FFFh
	00000h

NOTE A: '28F008Axy is offered in a 40-pin TSOP package, x8 configuration only.

DQ15/A_1 Is LSB Address

Figure 2. TMS28F008AxB and TMS28F800AxB (Bottom Boot Block) Memory Map

boot-block data protection

The 16K-byte boot block can be used to store key system data that is seldom changed in normal operation. Data in this block can be secured by using different combinations of the reset/deep power-down pin (\overline{RP}) , the write protect pin (\overline{WP}) and V_{PP} supply levels. Table 2 provides a list of these combinations.

parameter block

Two parameter blocks of 8K bytes each can be used like a scratch pad to store frequently updated data. Alternatively, the parameter blocks can be used for additional boot- or main-block data. If a parameter block is used to store additional boot-block data, caution should be exercised because the parameter block does not have the boot-block data-protection safety feature.

main block

Primary memory on the TMS28F800Axy is located in eight main blocks. Seven of the blocks have storage capacity for 128K bytes and the eighth block has storage capacity for 96K bytes.



data protection

Data is secured or unsecured by using different combinations of the reset/deep power-down pin (\overline{RP}) , the write protect pin (\overline{WP}) and V_{PP} supply levels. Refer to Table 2 for a listing of these combinations.

There are two configurations to secure the entire memory against inadvertant alteration of data. The V_{PP} supply pin can be held below the V_{PP} lock-out voltage level (V_{PPLK}) or the \overline{RP} can be pulled to a logic-low level. Note if \overline{RP} is held low, the device resets, which means it powers down and, therefore, cannot be read. Typically, this pin is tied to the system reset for additional protection during system power up.

The boot-block sector has an additional security feature through the \overline{WP} pin. When the \overline{RP} pin is at a logic-high level, the \overline{WP} pin controls whether the boot-block sector is protected. When \overline{WP} is held at the logic-low level, the boot block is protected. When \overline{WP} is held at the logic-high level, the boot block is unprotected along with the rest of the other sectors. Alternatively, the entire memory can be unprotected by pulling the \overline{RP} pin to V_{HH} (12 V).

Table 2. Data Protection Combinations (see Note 1)

DATA PROTECTION PROVIDED	V _{PP}	RP	WP
All blocks locked	≤ VPPLK	X	Х
All blocks locked (reset)	≥ VPPLK	VIL	Х
All blocks unlocked	≥ VPPLK	VHH	Х
Only boot block locked	≥ VPPLK	VIH	V _{IL}
All blocks unlocked	≥Vpplk	VIH	VIH

NOTE 1: For TMS28F008AZy and TMS28F800AZy (12-V Vpp) products, the WP pin is disabled and can be left floating. To unlock blocks, RP must be at V_{HH}.

command-state machine (CSM)

Commands are issued to the CSM using standard microprocessor write timings. The CSM acts as an interface between the external microprocessor and the internal WSM. The available commands are listed in Table 3 and the descriptions of these commands are shown in Table 4. When a program or erase command is issued to the CSM, the WSM controls the internal sequences and the CSM responds only to status reads. After the WSM completes its task, the WSM status bit (SB7) is set to a logic-high level (1), allowing the CSM to respond to the full command set again.

operation

Device operations are selected by entering standard JEDEC 8-bit command codes with conventional microprocessor timing into an on-chip CSM through I/O pins DQ0-DQ7. When the device is powered up, internal reset circuitry initializes the chip to a read-array mode of operation. Changing the mode of operation requires a command code to be entered into the CSM. Table 3 lists the CSM codes for all modes of operation.

The on-chip status register allows the progress of various operations to be monitored. The status register is interrogated by entering a read-status-register command into the CSM (cycle 1) and reading the register data on I/O pins DQ0-DQ7 (cycle 2). Status-register bits SB0 through SB7 correspond to DQ0 through DQ7.



operation (continued)

Table 3. CSM Codes for Device Mode Selection

COMMAND CODE ON DQ0-DQ7†	DEVICE MODE			
00h	Invalid/Reserved			
10h	Alternate Program Setup			
20h	Block-Erase Setup			
40h	Program Setup			
50h	Clear Status Register			
70h	Read Status Register			
90h	Algorithm Selection			
B0h	Erase-Suspend			
D0h	Erase-Resume/Block-Erase Confirm			
FFh	Read Array			

[†] DQ0 is the least significant bit. DQ8-DQ15 can be any valid 2-state

command definition

Once a specific command code has been entered, the WSM executes an internal algorithm generating the necessary timing signals to program, erase, and verify data. See Table 4 for the CSM command definitions and data for each of the bus cycles.

Table 4. Command Definitions

	BUS	FIRST BUS CYCLE			SECOND BUS CYCLE		
COMMAND	CYCLES REQUIRED	OPERATION	ADDRESS	DATA INPUT	OPERATION	ADDRESS	DATA IN/OUT
		Read O	perations	•		 	
Read Array	1	Write	Х	FFh	Read	х	Data Out
Read Algorithm-Selection Code	3	Write	Х	90h	Read	A0	M/D
Read Status Register	2	Write	Х	70h	Read	Х	SRB
Clear Status Register	1	Write	Х	50h			
	•	Progra	m Mode				
Program Setup/Program (byte/word)	2	Write	PA	40h or 10h	Write	PA	PD
		Erase O	perations				•
Block-Erase Setup/ Block-Erase Confirm	2 *	Write	BEA	20h	Write	BEA	D0h
Erase Suspend/ Erase Resume	2	Write	х	B0h	Write	х	D0h

Legend:

BEA Block-erase address. Any address selected within a block selects that block for erase.

M/D Manufacturer-equivalent/device-equivalent code

PA Address to be programmed PD Data to be programmed at PA

SRB Status-register data byte that can be found on DQ0-DQ7

X Don't care



status register

The status register allows the user to determine whether the state of a program/erase operation is pending or complete. The status register is monitored by writing a read-status command to the CSM and reading the resulting status code on I/O pins DQ0-DQ7. This is valid for operations in either the byte-wide or word-wide mode. When writing to the CSM in word-wide mode, the high-order I/O pins (DQ8-DQ15) can be set to any valid 2-state level. When reading the status bits during a word-wide read operation, the high-order I/O pins (DQ8-DQ15) are set to 00h internally, so the user needs to interpret only the low-order I/O pins (D0-DQ7).

After a read-status command has been given, the data appearing on DQ0-DQ7 remains as status register data until a new command is issued to the CSM. To return the device to other modes of operation, a new command must be issued to the CSM.

Register data is updated on the falling edge of \overline{OE} or \overline{CE} . The latest falling edge of either of these two signals updates the latch within a given read cycle. Latching the data prevents errors from occurring should the register input change during a status-register read. To ensure that the status-register output contains updated status data, \overline{CE} or \overline{OE} must be toggled for each subsequent status read.

The status register provides the internal state of the WSM to the external microprocessor. During periods when the WSM is active, the status register can be polled to determine the WSM status. Table 5 defines the status-register bits and their functions.

Table 5. Status-Register Bit Definitions and Functions

STATUS BIT	FUNCTION	DATA	COMMENTS
SB7	Write-state-machine status (WSMS)	1 = Ready 0 = Busy	If SB7 = 0 (busy), the WSM has not completed an erase or programming operation. If SB7 = 1 (ready), other polling operations can be performed. Until this occurs, the other status bits are not valid. If the WSM status bit shows busy (0), the user must toggle \overline{CE} or \overline{OE} periodically to determine when the WSM has completed an operation (SB7 = 1) since SB7 is not updated automatically at the completion of a WSM task.
SB6	Erase-suspend status (ESS)	1 = Erase suspended 0 = Erase in progress or completed	When an erase-suspend command is issued, the WSM halts execution and sets the ESS bit high (SB6 = 1), indicating that the erase operation has been suspended. The WSMS bit also is set high (SB7 = 1), indicating that the erase-suspend operation has been completed successfully. The ESS bit remains at a logic-high level until an erase-resume command is input to the CSM (code D0h).
SB5	Erase status (ES)	1 = Block-erase error 0 = Block-erase good	SB5 = 0 indicates that a successful block erasure has occurred. SB5 = 1 indicates that an erase error has occurred. In this case, the WSM has completed the maximum allowed erase pulses determined by the internal algorithm, but this was insufficient to erase the device completely.
SB4	Program status (PS)	1 = Byte/word-program error 0 = Byte/word-program good	SB4 = 0 indicates successful programming has occurred at the addressed block location. SB4 = 1 indicates that the WSM was unable to program the addressed block location correctly.
SB3	Vpp status (VPPS)	1 = Program abort: Vpp range error 0 = Vpp good	SB3 provides information on the status of Vpp during programming. If Vpp is lower than VppL after a program or erase command has been issued, SB3 is set to a 1, indicating that the programming operation is aborted. If Vpp is between VppH and VppL, SB3 will not be set.
SB2- SB0	Reserved		These bits should be masked out when reading the status register.



byte-wide or word-wide mode selection

The memory array is divided into two parts: an upper-half that outputs data through I/O pins DQ8-DQ15, and a lower-half that outputs data through DQ0-DQ7. Device operation in either byte-wide or word-wide mode is user-selectable and is determined by the logic state of BYTE. When BYTE is at a logic-high level, the device is in the word-wide mode and data is written to, or read from, I/O pins DQ0-DQ15. When BYTE is at a logic-low level, the device is in the byte-wide mode and data is written to or read from I/O pins DQ0-DQ7. In the byte-wide mode, I/O pins DQ8-DQ14 are placed in the high-impedance state and DQ15/A_1 becomes the low-order address pin and selects either the upper- or lower-half of the array. Array data from the upper half (DQ8-DQ15) and the lower half (DQ0-DQ7) are multiplexed in order to appear on DQ0-DQ7. Table 6 and Table 7 summarize operations for word-wide mode and byte-wide mode, respectively. Table 8 summarizes the operation for '28F008Axy.

Table 6. Operation Modes for Word-Wide Mode (BYTE = VIH) (see Note 2)

MODE	WP	CE	ŌĒ	RP	WE	A9	AO	Vpp	DQ0-DQ15
Read	Х	VIL	V _{IL}	VIH	VIH	Х	Х	X	Data out
	×	VIL	V _{IL}	VIH	VIH	VID	VIL	х	Manufacturer-equivalent code 0089h
Algorithm-selection mode	x	V	VIL	VIH	VIH	V _{ID}	ViH	x	Device-equivalent code 889Ch (top boot block)
	^	VIL							Device-equivalent code 889Dh (bottom boot block)
Output disable	Х	VIL	VIΗ	VIH	VIH	Х	Х	Х	Hi-Z
Standby	Х	VIΗ	Х	ViH	X	Х	Х	Х	Hi-Z
Reset/deep power down	X	Х	Х	VIL	Х	Х	Х	Х	Hi-Z
Write (see Note 3)	V _{IL} or V _{IH}	V _{IL}	VIH	V _{IH} or VHH	VIL	x	х	VppLor VppH	Data in

NOTES: 2. X = don't care

3. When writing commands to the '28F008Sxy and the '28F800Axy, Vpp must be in the appropriate Vpp voltage range (as shown in the recommended operating conditions table for a specific product) for block-erase or program commands to be executed. Also, depending on the combination of RP and WP, the boot block can be secured and, therefore, not programmable (refer to Table 2 for a list of the combinations).

byte-wide or word-wide mode selection (continued)

Table 7. Operation Modes for Byte-Wide Mode (BYTE = VII) (see Note 2)

MODE	WP	CE	ŌĒ	RP	WE	A9	A0	Vpp	DQ15/A_1	DQ8-DQ14	DQ0-DQ7
Read lower byte	Х	VIL	VIL	ViH	VIH	Х	Х	Х	VIL	Hi-Z	Data out
Read upper byte	Х	VIL	V _I L	VιΗ	VIH	Х	Х	Х	VIH	Hi-Z	Data out
	х	VIL	VIL	VIH	VIH	VID	VIL	х	х	Hi-Z	Manufacturer-equivalent code 89h
Algorithm-selection mode	X VIL		<u>,, </u>	VIH	VIH	VID	VIH	х	х	Hi-Z	Device-equivalent code 9Ch (top boot block)
		VIL	_ V _{IL}								Device-equivalent code 9Ch (bottom boot block)
Output disable	Х	VIL	VIH	VIH	VIH	Х	х	Х	Х	Hi-Z	Hi-Z
Standby	Х	VIH	х	VIH	Х	×	X	х	Х	Hi-Z	Hi-Z
Reset/deep power down	Х	х	х	VĮL	х	х	х	х	х	Hi-Z	Hi-Z
Write (see Note 3)	V _{IL} or V _I H	VIL	Vін	V _{IH} or V _H H	VIL	×	Х	VPPL or VPPH	×	Hi-Z	Data in

NOTES: 2. X = don't care

3. When writing commands to the '28F008Axy and the '28F800Axy, Vpp must be in the appropriate Vpp voltage range (as shown in the recommended operating conditions table for your product) for block-erase or program commands to be executed. Also, depending on the combination of RP and WP, the boot block can be secured and, therefore, not programmable (refer to Table 2 for a list of the combinations).

Table 8. Operation Modes for Byte-Wide Mode ('28F008Axy) (see Note 2)

MODE	WP	CE	ŌĒ	RP	WE	A9	A0	Vpp	DQ0-DQ7
Read	Х	· V _{IL}	VIL	VIH	VIH	Х	Х	X.	Data out
	x	VIL	VIL	V _{IH}	ViH	V _{ID}	VIL	х	Manufacturer-equivalent code 0089h
Algorithm-selection mode	.,		VIL	VIH	VIH	VID		х	Device-equivalent code 98 (top boot block)
	×	VIL					VIH		Device-equivalent code 99 (bottom boot block)
Output disable	Х	VIL	VIH	VIΗ	VιΗ	Х	×	Х	Hi-Z
Standby	Х	VIH	Х	VIH	Х	Х	Х	Х	Hi-Z
Reset/deep power down	X	X	Х	V _{IL}	Х	Х	Х	Х	Hi-Z
Write (see Note 3)	V _{IL} or	VIL	V _{IH}	VIH or VHH	V _{IL}	×	х	VPPLor VPPH	Data in

NOTES: 2. X = don't care

3. When writing commands to the '28F008Sxy and the '28F800Axy, Vpp must be in the appropriate Vpp voltage range (as shown in the recommended operating conditions table for a specific product) for block-erase or program commands to be executed. Also, depending on the combination of RP and WP, the boot block can be secured and, therefore, not programmable (refer to Table 2 for a list of the combinations).



command-state machine (CSM) operations

The CSM decodes instructions for read, read algorithm-selection code, read-status register, clear-status register, program, erase, erase-suspend, and erase-resume. The 8-bit command code is input to the device on DQ0-DQ7 (see Table 3 for CSM codes). During a program or erase cycle, the CSM informs the WSM that a program or erase cycle has been requested. During a program cycle, the WSM controls the program sequences and the CSM responds only to status reads.

During an erase cycle, the CSM responds to status-read and erase-suspend commands. When the WSM has completed its task, the WSM status bit (SB7) is set to a logic-high level and the CSM responds to the full command set. The CSM stays in the current command state until the microprocessor issues another command.

The WSM successfully initiates an erase or program operation only when V_{PP} is within its correct voltage range. For data protection, it is recommended that RP be held at a logic-low level during a CPU reset.

clear status register

The internal circuitry can set only the V_{PP} status bit (SB3), the program status bit (SB4), and the erase status bit (SB5) of the status register. The clear-status-register command (50h) allows the external microprocessor to clear these status bits and synchronize to internal operations. When the status bits are cleared, the device returns to the read-array mode.

read operations

There are three read operations available: read array, read algorithm-selection code, and read status register.

read array

The array level is read by entering the command code FFh on DQ0-DQ7. Control pins \overline{CE} and \overline{OE} must be at a logic-low level (V_{IL}) and \overline{WE} and \overline{RP} must be at a logic-high level (V_{IH}) to read data from the array. Data is available on DQ0-DQ15 (word-wide mode) or DQ0-DQ7 (byte-wide mode). Any valid address within any of the blocks selects that block and allows data to be read from the block.

read algorithm-selection code

Algorithm-selection codes are read by entering command code 90h on DQ0–DQ7. Two bus cycles are required for this operation: the first to enter the command code and a second to read the device-equivalent code. Control pins \overline{CE} and \overline{OE} must be at a logic-low level (V_{IL}) and \overline{WE} and \overline{RP} must be at a logic-high level (V_{IH}). Two identifier bytes are accessed by toggling A0. The manufacturer-equivalent code is obtained on DQ0–DQ7 with A0 at a logic-low level (V_{IL}). The device-equivalent code is obtained when A0 is set to a logic-high level (V_{IH}). Alternatively, the manufacturer- and device-equivalent codes can be read by applying V_{ID} (nominally 12 V) to A9 and selecting the desired code by toggling A0 high or low. All other addresses are "don't cares" (see Table 4, Table 6, and Table 7).

read status register

The status register is read by entering the command code 70h on DQ0-DQ7. Control pins \overline{CE} and \overline{OE} must be at a logic-low level (V_{IL}) and \overline{WE} and \overline{RP} must be at a logic-high level (V_{IH}). Two bus cycles are required for this operation: one to enter the command code and a second to read the status register. In a given read cycle, status register contents are updated on the falling edge of \overline{CE} or \overline{OE} , whichever occurs last within the cycle.



programming operations

There are two CSM commands for programming: program setup and alternate program setup (see Table 3). After the desired command code is entered, the WSM takes over and correctly sequences the device to complete the program operation. During this time, the CSM responds only to status reads until the program operation has been completed, after which all commands to the CSM become valid again. Once a program command has been issued, the WSM normally cannot be interrupted until the program algorithm is completed (see Figure 3 and Figure 4).

Taking \overline{RP} to V_{IL} during programming aborts the program operation. During programming, V_{PP} must remain in the appropriate V_{PP} voltage range as shown in the recommended operating conditions table. Different combinations of \overline{RP} , \overline{WP} , and V_{PP} pin voltage levels ensure that data in certain blocks are secure, and, therefore, cannot be programmed (refer to Table 2 for a list of combinations). Only 0s are written and compared during a program operation. If 1s are programmed, the memory cell contents do not change and no error occurs.

A program-setup command can be aborted by writing FFh (in byte-wide mode) or FFFFh (in word-wide mode) during the second cycle. After writing all 1s during the second cycle, the CSM responds only to status reads. When the WSM status bit (SB7) is set to a logic-high level, signifying the nonprogram operation is terminated, all commands to the CSM become valid again.

erase operations

There are two erase operations that can be performed by the TMS28F008Sxy and TMS28F800Axy devices: block erase and erase suspend/erase resume. An erase operation must be used to initialize all bits in an array block to 1s. After block-erase confirm is issued, the CSM responds only to status reads or erase-suspend commands until the WSM completes its task.

block erasure

Block erasure inside the memory array sets all bits within the addressed block to logic 1s. Erasure is accomplished only by blocks; data at single address locations within the array cannot be erased individually. The block to be erased is selected by using any valid address within that block. Note that different combinations of \overline{RP} , \overline{WP} and \overline{VPP} pin voltage levels ensure that data in certain blocks are secure and, therefore, cannot be erased (refer to Table 2 for a list of combinations). Block erasure is initiated by a command sequence to the CSM: block-erase setup (20h) followed by block-erase confirm (D0h) (see Figure 5). A two-command erase sequence protects against accidental erasure of memory contents.



erase operations (continued)

Erase-setup and erase-confirm commands are latched on the rising edge of \overline{CE} or \overline{WE} , whichever occurs first. Block addresses are latched during the block-erase-confirm command on the rising edge of \overline{CE} or \overline{WE} (see Figure 15 and Figure 16). When the block-erase-confirm command is complete, the WSM automatically executes a sequence of events to complete the block erasure. During this sequence, the block is programmed with logic 0s, data is verified, all bits in the block are erased, and finally, verification is performed to ensure that all bits are erased correctly. Monitoring of the erase operation is possible through the status register (see "read status register" in the subsection "read operations").

erase suspend/erase resume

During the execution of an erase operation, the erase-suspend command (B0h) can be entered to direct the WSM to suspend the erase operation. Once the WSM has reached the suspend state, it allows the CSM to respond only to the read-array, read-status-register, and erase-resume commands. During the erase-suspend operation, array data should be read from a block other than the one being erased. To resume the erase operation, an erase-resume command (D0h) must be issued to cause the CSM to clear the suspend state previously set (see Figure 5 and Figure 6).

automatic power-saving mode

Substantial power savings are realized during periods when the array is not being read. During this time, the device switches to the automatic power-saving (APS) mode. When the device switches to this mode, I_{CC} reduces by an order of magnitude. For example, for a 5 V port, I_{CC} typically reduces from 40 mA to 1 mA. The low level of power is maintained until another read operation is initiated. In this mode, the I/O pins retain the data from the last memory address read until a new address is read. This mode is entered automatically if no new address is accessed within a 200-ns time-out period.


reset/deep power-down mode

Very low levels of power consumption can be attained by using a special pin, \overline{RP} , to disable internal device circuitry. When \overline{RP} is at a CMOS logic-low level of 0.0 V \pm 0.2 V, a much lower I_{CC} value or power is achievable. This is important in portable applications where extended battery life is of major concern.

A recovery time is required when exiting from deep power-down mode. For a read-array operation, a minimum of $t_{d(RP)}$ is required before data is valid, and a minimum of $t_{rec(RPHE)}$ and $t_{rec(RPHW)}$ in deep power-down mode is required before data input to the CSM can be recognized. With \overline{RP} at ground, the WSM is reset and the status register is cleared, effectively eliminating accidental programming to the array during system reset. After restoration of power, the device does not recognize any operation command until \overline{RP} is returned to a V_{IH} or V_{HH} level.

Should \overline{RP} go low during a program or erase operation, the device powers down and, therefore, becomes nonfunctional. Data being written or erased at that time becomes invalid or indeterminate, requiring that the operation be performed again after power restoration.





Read Status-Register Bits	
SB3 = 0	No Vpp Range Error
Yes Yes	No Byte-Program Failed

BUS OPERATION	COMMAND	COMMENTS
Standby		Check SB3 1 = Detect Vpp low (see Note B)
Standby		Check SB4 1 = Byte-program error (see Note C)

NOTES: A. Full status-register check can be done after each byte or after a sequence of bytes.

Byte-Program Passed


B. SB3 must be cleared before attempting additional program/erase operations.

C. SB4 is cleared only by the clear-status-register command, but it does not prevent additional program operation attempts.

Figure 3. Automated Byte-Programming Flowchart




SMJS851 - AUGUST 1997



BUS OPERATION	COMMAND	COMMENTS			
Write	Write program setup	Data = 40h or 10h Addr = Address of word to be programmed			
Write	Write data	Data = Word to be programmed Addr = Address of word to be programmed			
Read		Status-register data. Toggle OE or CE to update status register.			
Standby		Check SB7 1 = Ready, 0 = Busy			
Repeat for subsequent words. Write FFh after the last word-programming operation to reset the device to read-array mode.					

FULL STATUS-REGISTER-CHECK FLOW



BUS OPERATION	COMMAND	COMMENTS
Standby		Check SB3 1 = Detect Vpp low (see Note B)
Standby		Check SB4 1 = Word-program error (see Note C)


NOTES: A. Full status-register check can be done after each word or after a sequence of words.

B. SB3 must be cleared before attempting additional program/erase operations.

C. SB4 is cleared only by the clear-status-register command, but it does not prevent additional program operation attempts.

Figure 4. Automated Word-Programming Flowchart


8388608 BOOT-BLOCK FLASH MEMORIES



BUS OPERATION	COMMAND	СОММЕ	NTS	
Write	Write erase setup	Data = 20h Block Addr =	Address within block to be erased	
Write	Erase	Data = D0h Block Addr =		
Read		Status-register Toggle OE or 0 update status	CE to	
Standby		Check SB7 1 = Ready, 0 =	: Busy	
Repeat for subsequent blocks. Write FFh after the last block-erase operation to reset the				

device to read-array mode

FULL STATUS-REGISTER-CHECK FLOW




BUS OPERATION	COMMAND	COMMENTS
Standby		Check SB3 1 = Detect Vpp low (see Note B)
Standby		Check SB4 and SB5 1 = Block-erase error
Standby		Check SB5 1 = Block-erase error (see Note C)

NOTES: A. Full status-register check can be done after each block or after a sequence of blocks.

- B. SB3 must be cleared before attempting additional program/erase operations.
- C. SB5 is cleared only by the clear-status-register command in cases where multiple blocks are erased before full status is checked.

Figure 5. Automated Block-Erase Flowchart





BUS OPERATION	COMMAND	COMMENTS
Write	Erase suspend	Data = B0h
Read		Status-register data. Toggle OE or CE to update status register
Standby		Check SB7 1 = Ready
Standby		Check SB6 1 = Suspended
Write	Read memory	Data = FFh
Read		Read data from block other than that being erased.
Write	Erase resume	Data = D0h

NOTE A: Refer to block-erase flowchart for complete erasure procedure

Figure 6. Erase-Suspend/Erase-Resume Flowchart

E suffix - 40°C to 85°C

absolute maximum ratings over operating free-air temperature range (unless	s otherwise noted)†
Supply voltage range, V _{CC} (see Note 4)	– 0.6 V to 7 V
Supply voltage range, Vpp (see Note 4)	– 0.6 V to 14 V
Input voltage range: All inputs except A9, RP	$ 0.6 \text{ V to V}_{CC} + 1 \text{ V}$
RP, A9 (see Note 5)	0.6 V to 13.5 V
Output voltage range (see Note 6)	$ 0.6 \text{ V to V}_{CC} + 1 \text{ V}$
Operating free-air temperature range, T _A , during read/erase/program: L suffix	0°C to 70°C

NOTES: 4. All voltage values are with respect to VSS.

PRODUCT PREVIEW

- 5. The voltage on any input or output can undershoot to -2 V for periods of less than 20 ns. See Figure 7.
- 6. The voltage on any input or output can overshoot to 7 V for periods of less than 20 ns. See Figure 8.




Figure 7. Maximum Negative Overshoot Waveform





Figure 8. Maximum Positive Overshoot Waveform





Conditions: $V_{IH} = 2.7 \text{ V}$ $V_{IL} = 0 \text{ V}$ $C_L = 30 \text{ pF}$


Measurements taken at: 1.35 V for logic high 1.35 V for logic low


Input rise and fall = <5 ns

NOTE A: CL includes probe and fixture capacitance.

NOTE B: Each device should have a 0.1-μF ceramic capacitor connected between V_{CC} and V_{SS}, as closely as possible to the device pins.

Figure 9. Load Circuit and Voltage Waveform for 3V Testing





Conditions: $V_{IH} = 2.45 \text{ V}$ $V_{IL} = 0.45 \text{ V}$ $C_L = 100 \text{ pF}$

Measurements taken at: 2.0 V for logic high 0.8 V for logic low

Input rise and fall = <20 ns

NOTE A: C_L includes probe and fixture capacitance.

NOTE B: Each device should have a 0.1-μF ceramic capacitor connected between V_{CC} and V_{SS}, as closely as possible to the device pins.

Figure 10. Load Circuit and Voltage Waveform for 5 V Testing



SMJS851 - AUGUST 1997

recommended operating conditions

				MIN	NOM	MAX	UNIT
			3 V _{CC}	2.7	3	3.6	٧
VCC	Supply voltage	During write/read/erase/erase suspend	3.3 V _{CC}	3	3.3	3.6	٧
			5 V _{CC}	4.5	5	3 3.6 3.3 3.6 5 5.5 6.5 3.3 3.6 5 5.5 12 12.6 VCC + 0.5 VCC + 0.2 0.8 VSS + 0.2	٧
		During read only (VPPL)		0		6.5	٧
Von	Supply voltage		3 Урр	3.0	3.3	3.6	٧
Vpp	Supply voltage	During write/erase/erase suspend, Vpp can have V _{CC} as MIN or NOM	5 Vpp	4.5	5	5.5	٧
		do min or more	12 Vpp	11.4	12	12.6	٧
V	High-level dc inp	urt voltage		2		V _{CC} + 0.5	V
VIH	r ligit-level dc litp	ut voitage		V _{CC} - 0.2	-	V _{CC} + 0.2	V
V.,	Low-level dc inp	ut voltago		- 0.5	_	0.8	V
VIL	Low-level dc inpi		- 1	V _{SS} - 0.2		V _{SS} + 0.2	V
VLKO	V _{CC} lock-out vo	Itage from write/erase (see Note 8)		2			٧
Vнн	RP unlock voltag	je		11.4	12	13	٧
VPPLK	Vpp lock-out vol	tage from write/erase (see Note 8)		0		1.5	٧
т.	Onevelina free a		L Suffix	0		70	°C
TA	Operating tree-a	ir temperature during read/erase/program:	E Suffix	-40	_	85	°C

NOTES: 7. Excludes system-level overhead (all times in seconds)

8. Typical values shown are at $T_A = 25$ °C.

word/byte typical write and block-erase performance (see Notes 7 and 8)

	TYP MAX	UNIT
Main-block erase time	2.4	s
Main-block byte-program time	1.7	s
Main-block word-program time	1.1	s
Parameter/boot-block erase time	0.84	s

NOTES: 7. Excludes system-level overhead (all times in seconds)

8. Typical values shown are at $T_A = 25$ °C.



TMS28F008Axy

TMS28F800Axy 8 388 608 BOOT-BLOCK FLASH MEMORIES SMJS 851 – AUGUST 1997

			TMS28F800AI	TMS28F800AEy AND TMS28F008AEy TMS28F800ASyAND TMS28F008ASy	lEy ASy	
	PRODUCTS		TMS28F800AVy TMS28F008AVy	TMS28F800AZy TMS28F008AZy	> >	
		SUCILIONOC FORT	3 V/3.3 V	5 V		
PARAMETER		IESI CONDITIONS	MIN MAX	MIN M	MAX	TINO
Vou High-level outbut voltage	T.	$V_{CC} = V_{CC}$ MIN, $I_{OH} = -2.5$ mA (5 V) $V_{CC} = V_{CC}$ MIN, $I_{OH} = -2$ μ A (3 V)	2.4	2.4		>
	CMOS	VCC = VCC MIN, IOH = 100 µA	VCC - 0.4 0.55 VCC	V _{CC} - 0.4 0.55 V _{CC}	vcc	
VOI Low-level output voltage		VCC = VCC MIN, IOL = 5.8 mA	0.45	0	0.45	>
V _{ID} A9 selection-code voltage		During read algorithm-selection mode	11.4 12.6	11.4	12.6	>
•	vhen	$V_{CC} = V_{CC} MAX$, $V_I = 0 V to V_{CC} MAX$,	17		+1	Α̈́
A9 selection-code current		A9 = V _{ID}	200	5	200	μĄ
IRP RP boot-block unlock current		RP = VHH	200	5	200	μA
		VCC = VCC MAX, VO = 0 V to VCC MAX	710	7	±10	μA
Ippg Vpp read current		Vpp ≥ VppH ² (at 12 V)	200	2	200	μA
ı		VPP≤VCC	10		10	¥
l	-down mode)	RP = VSS ± 0.2 V, VPP ≤ VCC	5		2	μ
1		VPP ≥ VCC	200	2	200	¥.
VPP Supply current (active byte-write) (see Notes 10 and 11)		Programming in progress	30		8	A E
VPP supply current (active word-write) (see Notes 10 and 11)		Programming in progress	30		8	A E
Vpp supply current (block-erase) lpp4 (see Notes 10 and 11)		Block-erase in progress	30			Ψ¥
VPP Supply current (erase-suspend) (see Notes 10 and 11)	Ē	Block-erase suspended	200		200	¥
	TTL-input level	V _{CC} = V _{CC} MAX CE = RP = V _I H	1.5		2	mA
ICCS VCC supply current (standby)	CMOS-input level	$V_{CC} = V_{CC} MAX$, $\overline{CE} = \overline{RP} = V_{CC} \pm 0.2 V$	110	-	130	ΨĦ
	70 000	0°C to 70°C	8		80	Ą
ICCL VCC supply current (reset/deep power-down mode)	r-down mode)	HP = VSS ± 0.2 V	8		8	<u>{</u>

ë ∓

Characterization data available
All ac current values are RMS unless otherwise noted.



elect notec	electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)	mmended rang	ges of supply volta	age and operating fre	ee-air temperatu	ure (unless	other	wise
		a to indoord			TMS28F800AE TMS28F800AS	TMS28F800AEy AND TMS28F008AEY TMS28F800ASy AND TMS28F008ASY	08AEy 008ASy	
		80000			TMS28F800AVy TMS28F008AVy	TMS28F800AZy TMS28F008AZy	25	
			OlaGizidiaOO TOLE		3.0	2.0		LIND
	PAHAMETER		LEST CONDITIONS		MIN MAX	Z Z	MAX	FINO
!	Manage of the second of the se	TTL-input level	$\frac{V_{CC}}{OE}$ MAX, \overline{OE} = V_{II} , I_{OUT} = 0 mA, \overline{OE} = V_{IH} = 5 MHz (3 V) 10 MHz (5 V)	IOUT = 0 mA, 10 MHz (5 V)	30		30	H.A
5	VCC supply curtern (active reau)	CMOS-input level	V_{CC} MAX, \overline{CE} = GND, $f = 5$ MHz (3 V)	V_{CC} MAX, \overline{CE} = GND, I_{OUT} = 0 mA, \overline{OE} = V_{CC} f = 5 MHz (3 V) 10 MHz (5 V)	30		30	шA
1002	VCC supply current (active byte-write) (see Notes 9, 10, and 11)		VCC = VCC MAX,	Programming in progress	09		09	шA
ေဒ	V _{CC} supply current (active word-write) (see Notes 9, 10, and 11)		VCC = VCC MAX,	Programming in progress	09		09	шĄ
lCC4	VCC supply current (block-erase) (see Notes 9, 10, and 11)		VCC = VCC MAX,	Block-erase in progress	09		09	mA
lccs	VCC supply current (erase-suspend) (see Notes 9 and 10)		VCC = VCC MAX,	Block-erase suspended	8		80	H.A

e 6 ± NOTES:

DQ15/A_1 is tested for output leakage only. Characterization data available All ac current values are RMS unless otherwise noted.

power-up and reset switching characteristics for TMS28F008ASy or 'AEy and TMS28F800ASy or 'AEy over recommended ranges of supply voltage (commercial and extended temperature ranges) (see Notes 10, 11, and 12)

	DARAMETER	ALT.		'28F008 '28F800 '28F008 '28F800	AEy70 ASy70			'28F008 '28F800 '28F008 '28F800	AEy80 ASy80		UNIT
	PARAMETER	SYMBOL	3 V/3.3-		5-V V		3 V/3.3- RAN		5-V V RAN		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{su(VCC)}	Setup time, RP low to V _{CC} at 3 V MIN or 3.6 V MAX) (see Note 13)	tPL5V tPL3V	0		0		0		0		ns
ta(DV)	Address valid to data valid	tavQV		100		70		120		80	ns
t _{su(DV)}	Setup time, RP high to data valid	^t PHQV		800		450		800		450	ns
th(RP5)	Hold time, V _{CC} at 4.5 V (MIN) to RP high	[†] 5VPH	2		2		2		- 2	<u>.</u>	μs
^t h(RP3)	Hold time, V _{CC} at 3 V (MIN) to RP high	[†] 3VPH	2		2		2		2		μs

NOTES: 10. Characterization data available

11. All ac current values are RMS unless otherwise noted.

12. \overline{E} and \overline{G} are switched low after power up.

13. The power supply can swit ch low concurrently with RP going low.



SMJS851 - NOVEMBER 1997

switching characteristics for TMS28F008ASy or 'AEy and TMS28F800ASy or 'AEy over recommended ranges of supply voltage (commercial and extended temperature ranges)

read operations

		ALT.	'28F008		'28F008 '28F800		'28F008		'28F008/ '28F800/		
	PARAMETER	SYMBOL	3 \	/	5 \	<u>, </u>	3 \	,	5 V	,	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time, from A0-A18 (see Note 14)	^t AVQV		100		70		120		80	ns
^t a(E)	Access time, from CE	†ELQV		100		70		120		80	ns
^t a(G)	Access time, from OE	tGLQV		65		35		65		40	ns
t _{c(R)}	Cycle time, read	†AVAV	100		70		120		- 80		ns
^t d(E)	Delay time, CE low to low-impedance output	^t ELQX	0		0	. "	0		0		ns
^t d(G)	Delay time, OE low to low-impedance output	†GLQX	0		0		0		0		ns
tdis(E)	Disable time, CE to high-impedance output	t _{EHQZ}		55		25		55		30	ns
^t dis(G)	Disable time, OE to high-impedance output	^t GHQZ		45		25	-	45		30	ns
^t h(D)	Hold time, DQ valid from A0-A17, CE, or OE, whichever occurs first (see Note 14)	†AXQX	0		0		0		0		ns
t _{su(EB)}	Setup time, BYTE from CE low	[†] ELFL [†] ELFH		7		5		5		5	ns
td(RP)	Delay time, output from RP high	^t PHQV		800		450		800		450	ns
^t dis(BL)	Disable time, BYTE low to DQ8-DQ15 in the high-impedance state	^t FLQZ		100		70		120		80	ns
ta(BH)	Access time, from BYTE going high	^t FHQV		100		70		120		80	ns



SMJS851 - NOVEMBER 1997

timing requirements for TMS28F008ASy or 'AEy and TMS28F800ASy or 'AEy (commercial and extended temperature ranges)

write/erase operations — WE-controlled writes

	operations — WE-co	ALT.	'28F008/		'28F008/		'28F008/ '28F800/	5.50	'28F008/ '28F800/		UNIT
		SYMBOL	3 \	,	5 \	,	3 V		5 V	'	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
c(W)	Cycle time, write	[†] AVAV	100		70		120		80		ns
c(W)OP	Cycle time, duration of programming operation	twHQV1	6		6		6		6		μs
c(W)ERB	Cycle time, erase operation (boot block)	tWHQV2	0.3		0.3		0.3		0.3		S
t _{c(W)ERP}	Cycle time, erase operation (parameter block)	twhQV3	0.3		0.3	· ·	0.3		0.3		s
t _{c(W)ERM}	Cycle time, erase operation (main block)	tWHQV4	0.6		0.6		0.6		0.6		s
t _{d(RPR)}	Delay time, boot-block relock	[†] PHBR		200		100		200		100	ns
th(A)	Hold time, A0-A18 (see Note 14)	twhax	0		0		0		0		ns
th(D)	Hold time, DQ valid	twHDX	0		0		0		0		ns
th(E)	Hold time, CE	†WHEH	0		0		0		0		ns
th(VPP)	Hold time, Vpp from valid status-register bit	[†] QVVL	0	_	0		0		0		ns
^t h(RP)	Hold time, RP at V _{HH} from valid status-register bit	^t QVPH	0		0		0	_	0		ns
[†] h(WP)	Hold time, WP from valid status-register bit	tWHPL	0		0		0		0		ns
t _{su(WP)}	Setup time, WP before write operation	†ELPH	90		50		100		50		ns
^t su(A)	Setup time, A0-A17 (see Note 14)	^t AVWH	90		50		100		50		ns
t _{su(D)}	Setup time, DQ	^t DVWH	90		50		100		50		ns
t _{su(E)}	Setup time, CE before write operation	^t ELWL	0		0		0		0		ns
t _{su(RP)}	Setup time, RP at V _{HH} to WE going high	^t PHHWH	200		100		100		100		ns
t _{su(VPP)1}	Setup time, Vpp to WE going high	tvpwH	200		100		100		100		ns
tw(W)	Pulse duration, WE low	tWLWH	90		50		100		50		ns
tw(WH)	Pulse duration, WE high	tWLWL	20		10		30		30		ns
t _{rec} (RPHW)	Recovery time, RP high to WE going low	tPHWL	1.5		450		1.5		450		μs



SMJS851 - NOVEMBER 1997

timing requirements for TMS28F008ASy or 'AEy and TMS28F800ASy or 'AEy (commercial and extended temperature ranges)

write/erase operations — CE-controlled writes

		ALT. SYMBOL	'28F008/ '28F800/		'28F008 '28F800	-	'28F008 '28F800		'28F008/ '28F800/	AEy80 AEy80	UNIT
		STMBUL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t c(E)	Cycle time, write	^t AVAV	100		70		120		80		ns
tc(E)OP	Cycle time, duration of programming operation	[†] EHQV1	6		6		6		6		μs
tc(E)ERB	Cycle time, erase operation (boot block)	tEHQV2	0.3		0.3		0.3		0.3		s
tc(E)ERP	Cycle time, erase operation (parameter block)	tEHQV3	0.3		0.3		0.3		0.3		s
tc(E)ERM	Cycle time, erase operation (main block)	tEHQV4	0.6		0.6		0.6		0.6		s
td(RPR)	Delay time, boot-block relock	tPHBR		200		100		200		100	ns
^t h(A)	Hold time, A0-A18 (see Note 14)	^t EHAX	0		0		0		0		ns
th(D)	Hold time, DQ valid	^t EHDX	0		0		0		0		ns
th(W)	Hold time, WE	^t EHWH	0		. 0	_	0		0		ns
^t h(VPP)	Hold time, Vpp from valid status-register bit	^t QVVL	0		0	·	0		0		ns
th(RP)	Hold time, RP at V _{HH} from valid status-register bit	[†] QVPH	- 0		0		0		0		ns
^t h(WP)	Hold time, WP from valid status-register bit	tWHPL	. 0		0		0		0		ns
^t su(WP)	Setup time, WP before write operation	^t ELPH	90		50		100		50		ns
^t su(A)	Setup time, A0-A18 (see Note 14)	^t AVEH	90		50		100		50		ns
^t su(D)	Setup time, DQ	^t DVEH	90		50		100		50		ns
t _{su(W)}	Setup time, WE before write operation	WLEL	0		0		0		0		ns
^t su(RP)	Setup time, RP at V _{HH} to CE going high	†PHHEH	200		100		100		100		ns
tsu(VPP)2	Setup time, Vpp to CE going high	tVPEH	200		100		100		100		ns
tw(E)	Pulse duration, CE low	^t ELEH	90		50		100		50		ns
^t w(EH)	Pulse duration, CE high	tEHEL	20		10		30		30		ns
trec(RPHE)	Recovery time, RP high to CE going low	^t PHEL	1.5		450		1.5		450		μs



SMJS851 - NOVEMBER 1997

power-up and reset switching characteristics for TMS28F008AVy and TMS28F800AVy over recommended ranges of supply voltage (commercial and extended temperature ranges) (see Notes 10, 11, and 12)

			'28F008A '28F800A		'28F008A '28F800A	•	UNIT
	PARAMETER	ALT. SYMBOL	3.3-V		3.3-V \ RAN		UNIT
1			MIN	MAX	MIN	MAX	
t _{su(VCC)}	Setup time, RP low to V _{CC} at 3 V MIN or 3.6 V MAX (see Note 13)	tPL5V tPL3V	0		0		ns
ta(DV)	Access time, address valid to data valid	†AVQV		100		120	ns
t _{su(DV)}	Setup time, RP high before data valid	^t PHQV	in the second	800		800	ns
th(RP3)	Hold time, V _{CC} at 3 V (MIN) to RP high	t3VPH	2		2	·	μs

NOTES: 10. Characterization data available

11. All ac current values are RMS unless otherwise noted.
12. E and G are switched low after power up.

13. The power supply can switch low concurrently with \overline{RP} going low.

switching characteristics for TMS28F008AVT/B and TMS28F800AVT/B over recommended ranges of supply voltage (commercial and extended temperature ranges)

read operations

		ALT.	'28F008/ '28F800/		'28F008 <i>A</i> '28F800 <i>A</i>	•	
l	PARAMETER	SYMBOL	3 \	1	3 \	'	UNIT
			MIN	MAX	MIN	MAX	
ta(A)	Access time, from A0-A18 (see Note 14)	^t AVQV		100		120	ns
ta(E)	Access time, from CE	tELQV		100		120	ns
ta(G)	Access time, from OE	tGLQV		65		65	ns
^t c(R)	Cycle time, read	†AVAV	100		120		ns
^t d(E)	Delay time, CE low to low-impedance output	t _{ELQX}	0		0		ns
^t d(G)	Delay time, OE low to low-impedance output	tGLQX	0		0		ns
^t dis(E)	Disable time, CE to high-impedance output	t _{EHQZ}		55		55	ns
^t dis(G)	Disable time, OE to high-impedance output	tGHQZ		45		45	ns
t _{h(D)}	Hold time, DQ valid from A0-A17, CE, or OE, whichever occurs first (see Note 14)	†AXQX	0		0		ns
t _{su(EB)}	Setup time, BYTE from CE low	tELFL tELFH		7		5	ns
^t d(RP)	Delay time, output from RP high	^t PHQV		800		800	ns
tdis(BL)	Disable time, BYTE low to DQ8-DQ15 in the high-impedance state	†FLQZ		100		120	ns
ta(BH)	Access time, from BYTE going high	^t FHQV		100		120	ns



timing requirements for TMS28F008AVT/B and TMS28F800AVT/B (commercial and extended temperature ranges)

write/erase operations — WE-controlled writes

		ALT.	'28F008AVy 1 '28F800AVy 1		
		SYMBOL	3 V	3 V	UNIT
			MIN M	X MIN MA	X UNIT
tc(W)	Cycle time, write	†AVAV	100	120	ns
tc(W)OP	Cycle time, duration of programming operation	tWHQV1	6	6	μs
tc(W)ERB	Cycle time, erase operation (boot block)	tWHQV2	0.3	0.3	s
tc(W)ERP	Cycle time, erase operation (parameter block)	twhqv3	0.3	0.3	s
tc(W)ERM	Cycle time, erase operation (main block)	twHQV4	0.6	0.6	s
^t d(RPR)	Delay time, boot-block relock	[†] PHBR	. 20	00 20	0 ns
^t h(A)	Hold time, A0-A18 (see Note 14)	twhax	0	0	ns
th(D)	Hold time, DQ valid	tWHDX	0	0	ns
th(E)	Hold time, CE	tWHEH	0	0	ns
th(VPP)	Hold time, Vpp from valid status-register bit	tQVVL	0	0	ns
th(RP)	Hold time, RP at VHH from valid status-register bit	^t QVPH	0	0	ns
th(WP)	Hold time, WP from valid status-register bit	tWHPL	0	0	ns
t _{su(WP)}	Setup time, WP before write operation	†ELPH	90	100	ns
t _{su(A)}	Setup time, A0-A17 (see Note 14)	t _{AVWH}	90	100	ns
t _{su(D)}	Setup time, DQ	t _{DVWH}	90	100	ns
^t su(E)	Setup time, CE before write operation	t _{ELWL}	0	0	ns
t _{su(RP)}	Setup time, RP at VHH to WE going high	[†] PHHWH	200	100	ns
tsu(VPP)1	Setup time, Vpp to WE going high	tvpwh	200	100	ns
tw(W)	Pulse duration, WE low	tWLWH	90	100	ns
tw(WH)	Pulse duration, WE high	tWLWL	20	30	ns
trec(RPHW)	Recovery time, RP high to WE going low	t _{PHWL}	1.5	1.5	μs



SMJS851 - NOVEMBER 1997

timing requirements for TMS28F008AVT/B and TMS28F800AVT/B (commercial and extended temperature ranges) (continued)

write/erase operations — CE-controlled writes

		ALT. SYMBOL	'28F008A '28F800A		'28F008		UNIT
		STWIBOL	MIN	MAX	MIN	MAX	
^t c(E)	Cycle time, write	†AVAV	100		120		ns
^t c(E)OP	Cycle time, duration of programming operation	tEHQV1	6		6		μs
^t c(E)ERB	Cycle time, erase operation (boot block)	[†] EHQV2	0.3		0.3		s
tc(E)ERP	Cycle time, erase operation (parameter block)	tEHQV3	0.3		0.3		s
^t c(E)ERM	Cycle time, erase operation (main block)	tEHQV4	0.6	1.0	0.6		s
^t d(RPR)	Delay time, boot-block relock	^t PH B R		200		200	ns
^t h(A)	Hold time, A0-A18 (see Note 14)	†EHAX	0		0		ns
^t h(D)	Hold time, DQ valid	†EHDX	0		0		ns
^t h(W)	Hold time, WE	tEHWH	0		0		ns
th (VPP)	Hold time, Vpp from valid status-register bit	†QVVL	0		0		ns
^t h(RP)	Hold time, RP at VHH from valid status-register bit	^t QVPH	0		0		ns
^t h(WP)	Hold time, WP from valid status-register bit	tWHPL	0		0		ns
t _{su(WP)}	Setup time, WP before write operation	†ELPH	90		100		ns
tsu(A)	Setup time, A0-A18 (see Note 14)	†AVEH	90		100		ns
^t su(D)	Setup time, DQ	^t DVEH	90		100		ns
t _{su(W)}	Setup time, WE before write operation	tWLEL	0		0		ns
^t su(RP)	Setup time, RP at VHH to CE going high	[†] PHHEH	200		100		ns
t _{su} (VPP)2	Setup time, Vpp to CE going high	tVPEH	200		100		ns
tw(E)	Pulse duration, CE low	†ELEH	90		100		ns
^t w(EH)	Pulse duration, CE high	†EHEL	20		30		ns
trec(RPHE)	Recovery time, RP high to CE going low	†PHEL	1.5		1.5		μs

NOTE 14: A_1-A19 for byte-wide

power-up and reset switching characteristics for TMS28F008AZT/B and TMS28F800AZT/B over recommended ranges of supply voltage (commercial and extended temperature ranges) (see Notes 10, 11, and 12)

PARAMETER		ALT. SYMBOL	'28F008AZy70 '28F800AZy70		'28F008AZy80 '28F800AZy80		UNIT
			MIN	MAX	MIN	MAX	
t _{su(VCC)}	Setup time, RP low to V _{CC} at 4.5 V MIN or 5.5 V MAX) (see Note 13)	tPL5V	0		0		ns
ta(DV)	Address valid to data valid	†AVQV		70		80	ns
t _{su(DV)}	Setup time, RP high to data valid	[†] PHQV		450		450	ns
th(RP5)	Hold time, V _{CC} at 4.5 V (MIN) to RP high	^t 5VPH	2		2		μs

NOTES: 10. Characterization data available

- 11. All ac current values are RMS unless otherwise noted.
- 12. E and G are switched low after power up.
- 13. The power supply can switch low concurrently with $\overline{\text{RP}}$ going low.



TMS28F008Axy,TMS28F800Axy 1048576 BY 8-BIT/524288 BY 16-BIT AUTO-SELECT BOOT-BLOCK FLASH MEMORIES

SMJS851 - NOVEMBER 1997

switching characteristics for TMS28F008AZT/B and TMS28F800AZT/B over recommended ranges of supply voltage (commercial and extended temperature ranges)

read operations

	PARAMETER	ALT. SYMBOL	'28F008AZy70 '28F800AZy70		'28F008AZy80 '28F800AZy80		UNIT
			MIN	MAX	MIN	MAX	
^t a(A)	Access time, from A0 – A18 (see Note 14)	tAVQV		70		80	ns
ta(E)	Access time, from CE	tELQV		70	8 M	80	ns
^t a(G)	Access time, from OE	^t GLQV		35		40	ns
^t c(R)	Cycle time, read	tavav	70		80		ns
^t d(E)	Delay time, CE low to low-impedance output	†ELQX	0		0		ns
^t d(G)	Delay time, OE low to low-impedance output	tGLQX	0		0		ns
^t dis(E)	Disable time, CE to high-impedance output	tEHQZ		25		30	ns
^t dis(G)	Disable time, OE to high-impedance output	tGHQZ		25		30	ns
^t h(D)	Hold time, DQ valid from A0-A17, CE, or OE, whichever occurs first (see Note 14)	tAXQX	0		0		ns
^t su(EB)	Setup time, BYTE from CE low	tELFL tELFH		5		5	ns
^t d(RP)	Delay time, output from RP high	^t PHQV	-	450		450	ns
^t dis(BL)	Disable time, BYTE low to DQ8-DQ15 in the high-impedance state	tFLQZ		70		80	ns
ta(BH)	Access time, from BYTE going high	TFHQV		70		80	ns

NOTE 14: A_1-A19 for byte-wide



TMS28F008Axy,TMS28F800Axy 1048576 BY 8-BIT/524288 BY 16-BIT AUTO-SELECT BOOT-BLOCK FLASH MEMORIES

SMJS851 - NOVEMBER 1997

timing requirements for TMS28F008AZT/B and TMS28F800AZT/B (commercial and extended temperature ranges)

write/erase operations — WE-controlled writes

		ALT. SYMBOL	'28F008AZy70 '28F800AZy70 5 V		'28F008AZy80 '28F800AZy80 5 V		UNIT
			MIN	MAX	MIN	MAX	UNIT
^t c(W)	Cycle time, write	†AVAV	70		80		ns
tc(W)OP	Cycle time, duration of programming operation	twHQV1	6		6		μs
tc(W)ERB	Cycle time, erase operation (boot block)	™HQV2	0.3		0.3		s
tc(W)ERP	Cycle time, erase operation (parameter block)	tWHQV3	0.3		0.3		s
tc(W)ERM	Cycle time, erase operation (main block)	tWHQV4	0.6		0.6		s
^t d(RPR)	Delay time, boot-block relock	[†] PHBR	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	100	,	100	ns
^t h(A)	Hold time, A0-A18 (see Note 14)	twhax.	0		0		ns
th(D)	Hold time, DQ valid	twhox	0		0		ns
th(E)	Hold time, CE	tWHEH	0		0		ns
th(VPP)	Hold time, Vpp from valid status-register bit	†QVVL	0		0		ns
th(RP)	Hold time, RP at VHH from valid status-register bit	tQVPH	0		0		ns
th(WP)	Hold time, WP from valid status-register bit	tWHPL	0		0		ns
^t su(WP)	Setup time, WP before write operation	tELPH	50		50		ns
^t su(A)	Setup time, A0-A17 (see Note 14)	t _{AVWH}	50		50		ns
t _{su(D)}	Setup time, DQ	tDVWH	50		50		ns
t _{su(E)}	Setup time, CE before write operation	tELWL	0		0		ns
t _{su(RP)}	Setup time, RP at VHH to WE going high	tPHHWH	100		100		ns
t _{su} (VPP)1	Setup time, Vpp to WE going high	tvpwh	100		100		ns
t _{w(W)}	Pulse duration, WE low	†WLWH	50		50		ns
^t w(WH)	Pulse duration, WE high	twwwL	10		30		ns
trec(RPHW)	Recovery time, RP high to WE going low	tPHWL	450		450		μs

NOTE 14: A_1-A19 for byte-wide



TMS28F008Axy,TMS28F800Axy 1048576 BY 8-BIT/524 288 BY 16-BIT AUTO-SELECT BOOT-BLOCK FLASH MEMORIES SMJS851 - NOVEMBER 1997


timing requirements for TMS28F008AZT/B and TMS28F800AZT/B (commercial and extended temperature ranges)

write/erase operations — CE-controlled writes

		ALT. SYMBOL	'28F008AZy70 '28F800AZy70		'28F008AZy80 '28F800AZy80		UNIT
			MIN	MAX	MIN	MAX	
^t c(E)	Cycle time, write	†AVAV	70		80		ns
tc(E)OP	Cycle time, duration of programming operation	tEHQV1	6		6		μs
tc(E)ERB	Cycle time, erase operation (boot block)	tEHQV2	0.3		0.3		s
t _{c(E)ERP}	Cycle time, erase operation (parameter block)	tEHQV3	0.3		0.3		s
tc(E)ERM	Cycle time, erase operation (main block)	tEHQV4	0.6		0.6		s
प(RPR)	Delay time, boot-block relock	^t PHBR		100		100	ns
th(A)	Hold time, A0-A18 (see Note 14)	†EHAX	0		0	*.1	ns
th(D)	Hold time, DQ valid	t _{EHDX}	0		0		ns
th(W)	Hold time, WE	tehwh	0		0		ns
^t h (VPP)	Hold time, Vpp from valid status-register bit	tavvl	0	·	0		ns
th(RP)	Hold time, RP at VHH from valid status-register bit	[†] QVPH	0		0		ns
^t h(WP)	Hold time, WP from valid status-register bit	tWHPL	0	·	0		ns
t _{su(WP)}	Setup time, WP before write operation	[†] ELPH	50		50		ns
tsu(A)	Setup time, A0-A18 (see Note 14)	†AVEH	50		50		ns
^t su(D)	Setup time, DQ	†DVEH	50		50		ns
t _{su(W)}	Setup time, WE before write operation	tWLEL	0		0		ns
t _{su(RP)}	Setup time, RP at VHH to CE going high	[†] PHHEH	100		100		ns
t _{su(VPP)2}	Setup time, Vpp to CE going high	tVPEH	100		100		ns
tw(E)	Pulse duration, CE low	†ELEH	50		50		ns
tw(EH)	Pulse duration, CE high	[†] EHEL	10		30		ns
trec(RPHE)	Recovery time, RP high to CE going low	t _{PHEL}	450		450		μs

NOTE 14: A_1-A19 for byte-wide







TMS28F008Axy,TMS28F800Axy 1048576 BY 8-BIT/524288 BY 16-BIT AUTO-SELECT BOOT-BLOCK FLASH MEMORIES

SMJS851 - NOVEMBER 1997




Figure 12. Read-Cycle Timing



SMJS851 - NOVEMBER 1997




Figure 13. Write-Cycle Timing (WE-Controlled Write)




Figure 14. Write-Cycle Timing (CE-Controlled Write)

SMJS851 - NOVEMBER 1997




Figure 15. Erase-Cycle Timing (WE-Controlled Write)

TMS28F008Axy,TMS28F800Axy 1048576 BY 8-BIT/524288 BY 16-BIT

AUTO-SELECT BOOT-BLOCK FLASH MEMORIES




Figure 16. Erase-Cycle Timing (CE-Controlled Write)




Figure 17. BYTE Timing, Changing From Word-Wide to Byte-Wide Mode







Figure 18. BYTE Timing, Changing From Byte-Wide to Word-Wide Mode



TMS28F008Axy,TMS28F800Axy 1048576 BY 8-BIT/524288 BY 16-BIT AUTO-SELECT BOOT-BLOCK FLASH MEMORIES SMJS851 - NOVEMBER 1997



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion.

SMJS851 - NOVEMBER 1997

MECHANICAL DATA

DCD (R-PDSO-G**)

PLASTIC DUAL SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1998, Texas Instruments Incorporated