SCAS027A - D2957, JULY 1987 - REVISED APRIL 1993


- Bidirectional Bus Transceivers in High-Density 24-Pin Packages
- Inputs Are TTL-Voltage Compatible
- Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### description


These octal bus transceivers are designed for asynchronous two-way communication between data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input  $\overline{G}$  is used to disable the device so the buses are effectively isolated.

The 54ACT11640 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The 74ACT11640 is characterized for operation from  $-40^{\circ}$ C to 85°C.

#### 54ACT11640 . . . JT PACKAGE 74ACT11640 . . . DW OR NT PACKAGE (TOP VIEW)



# 54ACT11640 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection

#### **FUNCTION TABLE**


1	TROL UTS	OPERATION					
G	DIR	OF ERAHOR					
L	L	B data to A bus					
L	Н	A data to B bus					
Н	Χ	Isolation					

EPIC is a trademark of Texas Instruments Incorporated.

### logic symbol†



## logic diagram (positive logic)



To Seven Other Transceivers

Pin numbers shown are for the DW, JT, and NT packages.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	0.5 V to 6 V
Input voltage range, V <sub>I</sub> (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V <sub>O</sub> (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	± 20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	$\dots \dots \pm 50 \text{ mA}$
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	$\dots \dots \pm 50 \text{ mA}$
Continuous current through V <sub>CC</sub> or GND	± 200 mA
Storage temperature range	

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## recommended operating conditions

		54ACT11640			74ACT11640			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vсс	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
٧ <sub>I</sub>	Input voltage	0		VCC	0		VCC	V
۷o	Output voltage	0		VCC	0		VCC	V
IOH	High-level output current			-24			-24	mA
loL	Low-level output current			24			24	mA
Δt/Δν	Input transition rise or fall rate	0		10	0		10	ns/V
T <sub>A</sub>	Operating free-air temperature	-55		125	- 40		85	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	T <sub>A</sub> = 25°C			54ACT11640		74ACT11640		UNIT	
		TEST CONDITIONS	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
		10.1 - 50.11A	4.5 V	4.4			4.4		4.4			
		I <sub>OH</sub> = - 50 μA	5.5 V	5.4			5.4		5.4			
\/a			4.5 V	3.94			3.7		3.8		V	
VOH		I <sub>OH</sub> = - 24 mA	5.5 V	4.94			4.7		4.8		V	
		$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85					
		$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85			
		I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1		0.1	V	
		ΙΟΣ = 50 μΑ	5.5 V			0.1		0.1		0.1		
\/a.		lo 24 mA	4.5 V			0.36		0.5		0.44		
VOL		I <sub>OL</sub> = 24 mA	5.5 V			0.36		0.5		0.44		
		I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V					1.65				
		I <sub>OL</sub> = 75 mA†	5.5 V							1.65		
loz	A or B ports‡	$V_O = V_{CC}$ or GND	5.5 V			± 0.5		± 10		± 5	μΑ	
Ц	G or DIR	$V_I = V_{CC}$ or GND	5.5 V			± 0.1		± 1		± 1	μΑ	
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		160		80	μΑ	
ΔICC§	3	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V			0.9		1		1	mA	
Ci	G or DIR	$V_I = V_{CC}$ or GND	5 V		4						pF	
C <sub>io</sub>	A or B ports	$V_O = V_{CC}$ or GND	5 V		12						pF	

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms. ‡ For I/O ports, the parameter IOZ includes the input leakage.



<sup>§</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

SCAS027A - D2957, JULY 1987 - REVISED APRIL 1993


# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C		54ACT11640		74ACT11640		UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	A or B	B or A	1.5	6.3	9.6	1.5	11	1.5	10.5	ne
<sup>t</sup> PHL			1.5	5.7	8.6	1.5	10	1.5	9.5	ns
<sup>t</sup> PZH	G	A or B	1.5	8.8	12.2	1.5	14.2	1.5	13.4	20
<sup>t</sup> PZL	G		1.5	8.4	12.3	1.5	14.5	1.5	13.6	ns
<sup>t</sup> PHZ	G	A or B	1.5	9.1	12.9	1.5	14.5	1.5	13.9	20
t <sub>PLZ</sub>		AUIB	1.5	9.6	13.1	1.5	15	1.5	14.2	ns

# operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER		TEST CON	TYP	UNIT		
C . Device discination consistence not transcein	Dower discipation conscitance per transceiver	Outputs enabled	O: 50 pF	f = 1 MHz	45	
C <sub>pd</sub> Power dissipation capacitance per transceiver		Outputs disabled	$C_L = 50 \text{ pF},$	t = 1 MHZ	12	p⊦

#### PARAMETER MEASUREMENT INFORMATION





3 V

NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f = 3 \ ns$ ,  $t_f = 3 \ ns$ .
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated