

# n-channel JFETs designed for . . .



**Performance Curves NC**  
See Section 5

- Analog Switches
- Choppers
- Amplifiers


**BENEFITS**

- Low Insertion Loss  
 $R_{DS(on)} < 30 \Omega$  (2N3970)
- Good Off-Isolation  
 $I_{D(off)} < 250 \text{ pA}$

**\*ABSOLUTE MAXIMUM RATINGS (25°C)**

Reverse Gate-Drain or Gate-Source Voltage . . . . . -40 V  
 Gate Current . . . . . 50 mA  
 Total Device Dissipation at 25°C Case Temperature  
 (Note 1) . . . . . 1.8 W  
 Storage Temperature Range . . . . . -65 to +200°C  
 Lead Temperature  
 (1/16" from case for 60 seconds) . . . . . 300°C

TO-18  
See Section 7



**\*ELECTRICAL CHARACTERISTICS (25°C unless otherwise noted)**


Characteristic	2N3970		2N3971		2N3972		Unit	Test Conditions	
	Min	Max	Min	Max	Min	Max			
1   BV <sub>GSS</sub>   Gate Reverse Breakdown Voltage	-40		-40		-40		V	I <sub>G</sub> = -1 μA, V <sub>DS</sub> = 0	
2     ID <sub>GO</sub>   Drain Reverse Current		250		250		250	pA	V <sub>DG</sub> = 20 V, I <sub>S</sub> = 0	
3		500		500		500	nA		150°C
4     ID(off)   Drain Cutoff Current		250		250		250	pA	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = -12 V	
5		500		500		500	nA		150°C
6   V <sub>GS(off)</sub>   Gate-Source Cutoff Voltage	-4	-10	-2	-5	-0.5	-3	V	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 1 nA	
7   IDSS   Saturation Drain Current (Pulsewidth 300 μs, duty cycle ≤ 3%)	50	150	25	75	5	30	mA	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0	
8						2		V <sub>GS</sub> = 0	
9   V <sub>DS(on)</sub>   Drain-Source ON Voltage				1.5			V		I <sub>D</sub> = 5 mA
10		1							I <sub>D</sub> = 10 mA I <sub>D</sub> = 20 mA
11   r <sub>DS(on)</sub>   Static Drain-Source ON Resistance		30		60		100	Ω	V <sub>GS</sub> = 0, I <sub>D</sub> = 1 mA	
12   r <sub>ds(on)</sub>   Drain-Source ON Resistance		30		60		100	Ω	V <sub>GS</sub> = 0, I <sub>D</sub> = 0	
13   C <sub>iss</sub>   Common-Source Input Capacitance		25		25		25	pF	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0	
14   C <sub>rss</sub>   Common-Source Reverse Transfer Capacitance		6		6		6	pF	V <sub>DS</sub> = 0, V <sub>GS</sub> = -12 V	
15   t <sub>d(on)</sub>   Turn-On Delay Time		10		15		40	ns	V <sub>DD</sub> = 10 V, V <sub>GS(on)</sub> = 0 I <sub>D(on)</sub> R <sub>L</sub> V <sub>GS(off)</sub>	
16   t <sub>r</sub>   Rise Time		10		15		40			2N3970 20 mA 450 Ω -10 V
17   t <sub>off</sub>   Turn-Off Time		30		60		100			2N3971 10 mA 850 Ω -5 V 2N3972 5 mA 1.6KΩ -3 V


3

\*JEDEC registered data.

**NOTE:**

- Derate linearly at the rate of 10 mW/°C.





Amplifier Design Chart  
( $C_S$  for 3 dB Point at 50 Hz)

VDD (V)	RS ( $\Omega$ )	R1 (M $\Omega$ )	R2 (M $\Omega$ )	CS ( $\mu$ F)	IDD (mA)	RD ( $\Omega$ )	eo Max (V)	AV
<b>2N3970</b>								
30	560	1	$\infty$	100	11	1K	3	9
	2.7K	3.3	10	100	6	1K	2.5	8
VDD = 15 VSS = -15	3K	1	Source Follower		7	0	8.5	0.96
	7.5K	1			6	0	8.5	0.96
VDD = 15 VSS = -15	7.5K	1	Source Follower		6	0	15	0.97
<b>2N3971</b>								
20	2K	4.7	11	100	5	1K	1.5	8-11
	330	1	$\infty$	100	8	820	1.5	9
	330	1	$\infty$	0	8	820	3	1.9
30	2K	4.7	11	100	6	2.7K	5	18-24
	330	1	$\infty$	100	8	1.5K	2.5	15
	330	1	$\infty$	0	8	1.5K	5.5	3.3
VDD = 15 VSS = -15	4.7K	1	Source Follower		5	0	11	0.97
<b>2N3972</b>								
10	220	1	$\infty$	0	5	1.2K	1.5	3.5
20	220	1	$\infty$	0	5	2.2K	3.5	7
30	1K	1	12	100	4	3.9K	5	38
	1K	1	12	100	4	5.6K	3.5	40-55
VDD = 15 VSS = -15	4.7K	1	Source Follower		2.5	0	13	0.98
	7.5K	1			1.5	0	13	0.98