

**MOSEL VITELIC**    **V53C318160A**  
**3.3 VOLT 1M X 16 FAST PAGE MODE**  
**CMOS DYNAMIC RAM**

HIGH PERFORMANCE	50	60	70
Max. $\overline{\text{RAS}}$ Access Time, ( $t_{\text{RAC}}$ )	50 ns	60 ns	70 ns
Max. Column Address Access Time, ( $t_{\text{CAA}}$ )	25 ns	30 ns	35 ns
Min. Fast Page Mode Cycle Time, ( $t_{\text{PC}}$ )	35 ns	40 ns	45 ns
Min. Read/Write Cycle Time, ( $t_{\text{RC}}$ )	90 ns	104 ns	124 ns

**Features**

- 1M x 16-bit organization
- Fast Page Mode for a sustained data rate of 29 MHz
- $\overline{\text{RAS}}$  access time: 50, 60, 70 ns
- Dual  $\overline{\text{CAS}}$  Inputs
- Low power dissipation
- Read-Modify-Write,  $\overline{\text{RAS}}$ -Only Refresh,  $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  Refresh, Hidden Refresh, and Self Refresh.
- Refresh Interval: 1024 cycles/16 ms  
1024 cycles/256 ms (L-version)
- Available in 42-pin 400 mil SOJ and 50/44-pin 400 mil TSOP-II
- Single +3.3 V  $\pm$ 0.3 V Power Supply
- LVTTL Interface

**Description**

The V53C318160A is a 1048576 x 16 bit high-performance CMOS dynamic random access memory. The V53C318160A offers Fast Page mode operation. The V53C318160A has an symmetric address, 10-bit row and 10-bit column.


All inputs are LVTTL compatible. Fast Page Mode operation allows random access up to 1024 x 16 bits, within a page, with cycle times as short as 35 ns.

These features make the V53C318160A ideally suited for a wide variety of high performance computer systems and peripheral applications.

**Device Usage Chart**


Operating Temperature Range	Package Outline		Access Time (ns)			Power		Temperature Mark
	K	T	50	60	70	Std.	L	
0°C to 70°C	•	•	•	•	•	•	•	Blank

**42-Pin Plastic SOJ  
PIN CONFIGURATION  
Top View**



311816500-02

**50/44-Pin Plastic TSOP-II  
PIN CONFIGURATION  
Top View**



311816500-03

**Pin Names**

A <sub>0</sub> -A <sub>9</sub>	Row, Column Address Inputs
RAS	Row Address Strobe
UCAS	Column Address Strobe/Upper Byte Control
LCAS	Column Address Strobe/Lower Byte Control
WE	Write Enable
OE	Output Enable
I/O <sub>1</sub> -I/O <sub>16</sub>	Data Input, Output
V <sub>CC</sub>	+3.3V Supply
V <sub>SS</sub>	0V Supply
NC	No Connect

Description	Pkg.	Pin Count
SOJ	K	42
TSOP-II	T	50

**Absolute Maximum Ratings\***

Operating temperature range .....0 to 70 °C  
 Storage temperature range ..... -55 to 150 °C  
 Soldering temperature .....260 °C  
 Soldering time..... 10 s  
 Input/output voltage .... -0.5 to min ( $V_{CC}+0.5$ , 4.6) V  
 Power supply voltage .....-0.5V to 4.6 V  
 Power dissipation ..... 1.0 W  
 Data out current (short circuit) ..... 50 mA

**\*Note:** Operation above Absolute Maximum Ratings can adversely affect device reliability.


**Capacitance\***

$T_A = 25^\circ\text{C}$ ,  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ,  $f = 1\text{ MHz}$

Symbol	Parameter	Min.	Max.	Unit
$C_{IN1}$	Address Input	—	5	pF
$C_{IN2}$	RAS, UCAS, LCAS, WE, OE	—	7	pF
$C_{OUT}$	Data Input/Output	—	7	pF

**\*Note:** Capacitance is sampled and not 100% tested.

**Block Diagram**



**DC and Operating Characteristics (1-2)**

$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ,  $t_T = 2\text{ ns}$ , unless otherwise specified.

Symbol	Parameter	Access Time	V53C318160A			Unit	Test Conditions	Notes
			Min.	Typ.	Max.			
$I_{LI}$	Input Leakage Current (any input pin)		-10		10	$\mu\text{A}$	$V_{SS} \leq V_{IN} \leq V_{CC} + 0.3\text{V}$	1
$I_{LO}$	Output Leakage Current (for High-Z State)		-10		10	$\mu\text{A}$	$V_{SS} \leq V_{OUT} \leq V_{CC} + 0.3\text{V}$ RAS, CAS at $V_{IH}$	1
$I_{CC1}$	$V_{CC}$ Supply Current, Operating	50			200	mA	$t_{RC} = t_{RC}(\text{min.})$	2, 3, 4
		60			180			
		70			160			
$I_{CC2}$	$V_{CC}$ Supply Current, TTL Standby				2	mA	RAS, CAS at $V_{IH}$ other inputs $\geq V_{SS}$	
$I_{CC3}$	$V_{CC}$ Supply Current, RAS-Only Refresh	50			200	mA	$t_{RC} = t_{RC}(\text{min.})$	2, 4
		60			180			
		70			160			
$I_{CC4}$	$V_{CC}$ Supply Current, Fast Page Mode Operation	50			55	mA	Minimum Cycle	2, 3, 4
		60			50			
		70			45			
$I_{CC5}$	$V_{CC}$ Supply Current, CMOS Standby				1.0	mA	RAS $\geq V_{CC} - 0.2\text{ V}$ , CAS $\geq V_{CC} - 0.2\text{ V}$	1
$I_{CC6}$	Average Self Refresh Current CBR cycle with $t_{RAS} > t_{RASS} \text{ min.}$ , $\overline{\text{CAS}}$ held low, $\overline{\text{WE}} = V_{CC} - 0.2\text{V}$ , Address and $D_{IN} = V_{CC} - 0.2\text{V}$ or $0.2\text{V}$				1.0 250	mA $\mu\text{A}$	L version	
$I_{CC7}$	$V_{CC}$ Supply Current, during $\overline{\text{CAS}}$ -before-RAS Refresh	50			200	mA	$t_{RC} = t_{RC}(\text{min})$	2, 4
		60			180			
		70			160			
$V_{IL}$	Input Low Voltage		-0.5		0.8	V		1
$V_{IH}$	Input High Voltage		2		$V_{CC}+0.5$	V		1
$V_{OL}$	Output Low Voltage				0.4	V	$I_{OL} = 2\text{ mA}$	1
$V_{OH}$	Output High Voltage		2.4			V	$I_{OH} = -2\text{ mA}$	1

**AC Characteristics**

$T_A = 0^\circ\text{C to } 70^\circ\text{C}$ ,  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{SS} = 0\text{V}$ ,  $t_r = 2\text{ns}$  unless otherwise noted

#	JEDEC Symbol	Symbol	Parameter	50		60		70		Unit	Notes
				Min.	Max.	Min.	Max.	Min.	Max.		
1	t <sub>RL1RH1</sub>	t <sub>RAS</sub>	RAS Pulse Width	50	10K	60	10K	70	10K	ns	
2	t <sub>RL2RL2</sub>	t <sub>RC</sub>	Read or Write Cycle Time	90		110		130		ns	
3	t <sub>RH2RL2</sub>	t <sub>RP</sub>	RAS Precharge Time	30		40		50		ns	
4	t <sub>RL1CH1</sub>	t <sub>CSH</sub>	CAS Hold Time	50		60		70		ns	
5	t <sub>CL1CH1</sub>	t <sub>CAS</sub>	CAS Pulse Width	13	10K	15	10K	20	10K	ns	
6	t <sub>RL1CL1</sub>	t <sub>RCD</sub>	RAS to CAS Delay	18	37	20	45	20	50	ns	
7	t <sub>WH2CL2</sub>	t <sub>RCS</sub>	Read Command Setup Time	0		0		0		ns	
8	t <sub>AVRL2</sub>	t <sub>ASR</sub>	Row Address Setup Time	0		0		0		ns	
9	t <sub>RL1AX</sub>	t <sub>RAH</sub>	Row Address Hold Time	8		10		10		ns	
10	t <sub>AVCL2</sub>	t <sub>ASC</sub>	Column Address Setup Time	0		0		0		ns	
11	t <sub>CL1AX</sub>	t <sub>CAH</sub>	Column Address Hold Time	10		15		15		ns	
12	t <sub>CL1RH1(R)</sub>	t <sub>RSH</sub>	RAS Hold Time	13		15		20		ns	
13	t <sub>CH2RL2</sub>	t <sub>CRP</sub>	CAS to RAS Precharge Time	5		5		5		ns	
14	t <sub>CH2WX</sub>	t <sub>RCH</sub>	Read Command Hold Time Referenced to CAS	0		0		0		ns	9
15	t <sub>RH2WX</sub>	t <sub>RRH</sub>	Read Command Hold Time Referenced to RAS	0		0		0		ns	9
16	t <sub>CL1</sub>	t <sub>COH</sub>	Output Hold after CAS LOW	5		5		5		ns	
17	t <sub>GL1QV</sub>	t <sub>OAC</sub>	Access Time from OE		13		15		20	ns	
18	t <sub>CL1QV</sub>	t <sub>CAC</sub>	Access Time from CAS		13		15		20	ns	7, 12
19	t <sub>RL1QV</sub>	t <sub>RAC</sub>	Access Time from RAS		50		60		70	ns	7, 12
20	t <sub>AVQV</sub>	t <sub>CAA</sub>	Access Time from Column Address		25		30		35	ns	7, 13
21	t <sub>CL1QX</sub>	t <sub>CLZ</sub>	CAS to Low-Z Output	0		0		0		ns	7
22	t <sub>CH2QX</sub>	t <sub>OFF</sub>	Output Buffer Turnoff Delay	0	13	0	15	0	20	ns	
23	t <sub>CL1QZ</sub>	t <sub>DZC</sub>	Data to CAS Low Delay	0		0		0		ns	15
24	t <sub>RL1AV</sub>	t <sub>RAD</sub>	RAS to Column Address Delay Time	13	25	15	30	15	35	ns	
25	t <sub>GL2QZ</sub>	t <sub>OEZ</sub>	Output Buffer Turnoff Delay from OE	0	13	0	15	0	17	ns	8
26	t <sub>WL1CH1</sub>	t <sub>CWL</sub>	Write Command to CAS Lead Time	13		15		20		ns	
27	t <sub>WL1CL2</sub>	t <sub>WCS</sub>	Write Command Setup Time	0		0		0		ns	11
28	t <sub>CL1WH1</sub>	t <sub>WCH</sub>	Write Command Hold Time	8		10		10		ns	
29	t <sub>WL1WH1</sub>	t <sub>WP</sub>	Write Pulse Width	8		10		10		ns	
30	t <sub>GL1QZ</sub>	t <sub>DEO</sub>	Data to OE Delay	0		0		0		ns	15
31	t <sub>WL1RH1</sub>	t <sub>RWL</sub>	Write Command to RAS Lead Time	13		15		17		ns	
32	t <sub>DVWL2</sub>	t <sub>DS</sub>	Data in Setup Time	0		0		0		ns	10

**AC Characteristics** (Cont'd)

#	JEDEC Symbol	Symbol	Parameter	50		60		70		Unit	Notes
				Min.	Max.	Min.	Max.	Min.	Max.		
33	t <sub>WL1DX</sub>	t <sub>DH</sub>	Data in Hold Time	10		10		15		ns	10
34	t <sub>WL1GL2</sub>	t <sub>WOH</sub>	Write to $\overline{OE}$ Hold Time	10		13		15		ns	10
35	t <sub>CH2RH2</sub>	t <sub>PRWC</sub>	EDO Page Mode Read-Write Cycle Time	58		68		77		ns	
36	t <sub>RL2RL2 (RMW)</sub>	t <sub>RWC</sub>	Read-Modify-Write Cycle Time	71		80		95		ns	
38	t <sub>CL1WL2</sub>	t <sub>CWD</sub>	$\overline{CAS}$ to $\overline{WE}$ Delay	31		35		45		ns	10
39	t <sub>RL1WL2</sub>	t <sub>RWD</sub>	$\overline{RAS}$ to $\overline{WE}$ Delay in Read-Modify-Write Cycle	68		80		95		ns	10
40	t <sub>AVWL2</sub>	t <sub>AWD</sub>	Column Address to $\overline{WE}$ Delay	43		50		60		ns	10
41	t <sub>CL2CL2</sub>	t <sub>PC</sub>	EDO Page Mode Read or Write Cycle Time	35		40		45		ns	
42	t <sub>CH2CL2</sub>	t <sub>CP</sub>	$\overline{CAS}$ Precharge Time	10		10		10		ns	
43	t <sub>AVRH1</sub>	t <sub>CAR</sub>	Column Address to $\overline{RAS}$ Setup Time	25		30		35		ns	
44	t <sub>CH2QV</sub>	t <sub>CAP</sub>	Access Time from Column Precharge		27		32		37	ns	6
46	t <sub>CL1RL2</sub>	t <sub>CSR</sub>	$\overline{CAS}$ Setup Time $\overline{CAS}$ -before- $\overline{RAS}$ Refresh	10		10		10		ns	
47	t <sub>RH2CL2</sub>	t <sub>RPC</sub>	$\overline{RAS}$ to $\overline{CAS}$ Precharge Time	5		5		5		ns	
48	t <sub>RL1CH1</sub>	t <sub>CHR</sub>	$\overline{CAS}$ Hold Time $\overline{CAS}$ -before- $\overline{RAS}$ Refresh	10		10		10		ns	
50	t <sub>RH2CL2</sub>	t <sub>RASP</sub>	$\overline{RAS}$ Pulse Width	50	200K	60	200K	70	200K	ns	
51	t <sub>RH2CL2</sub>	t <sub>RHCP</sub>	$\overline{CAS}$ Precharge Time to $\overline{RAS}$ Delay	30		35		40		ns	
52	t <sub>RH2CL2</sub>	t <sub>CPWD</sub>	$\overline{CAS}$ Precharge Time to $\overline{WE}$	48		55		65		ns	
53	t <sub>RH2CL2</sub>	t <sub>CPT</sub>	$\overline{CAS}$ Precharge Time (CBR Counter Test)	35		40		40		ns	
54	t <sub>RH2CL2</sub>	t <sub>WRP</sub>	Write to $\overline{RAS}$ Precharge time (CRB Cycle)	10		10		10		ns	
55	t <sub>RH2CL2</sub>	t <sub>WRH</sub>	Write Hold time reference to $\overline{RAS}$ (CRB Cycle)	10		10		10		ns	
56	t <sub>RH2CL2</sub>	t <sub>CDD</sub>	$\overline{CAS}$ High to Data delay	13		15		20		ns	16
57	t <sub>RH2CL2</sub>	t <sub>ODD</sub>	$\overline{OE}$ High to Data delay	13		15		20		ns	16
58	t <sub>T</sub>	t <sub>T</sub>	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	
59		t <sub>REF</sub>	Refresh Interval (1024 Cycles)		16		16		16	ms	
		t <sub>REF</sub>	Refresh Interval (1024 Cycles) (L-version)		256		256		256	ms	

**Self Refresh AC Characteristics**

60		t <sub>RASS</sub>	$\overline{RAS}$ Pulse Width During Self Refresh	100K		100K		100K		ns	17
61		t <sub>RPS</sub>	$\overline{RAS}$ Precharge Time During Self Refresh	95		110		130		ns	17
62		t <sub>CHS</sub>	$\overline{CAS}$ Hold Time Width During Self Refresh	50		50		50		ns	17


**Notes:**

1. All voltage are referenced to  $V_{SS}$ .
2.  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$ , and  $I_{CC7}$  depend on cycle rate.
3.  $I_{CC1}$  and  $I_{CC4}$  depend on output loading. Specified values are measured with the output open.
4. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ . In the case of  $I_{CC4}$  it can be changed once or less during an EDO cycle ( $t_{HPC}$ ).
5. An initial pause of 200  $\mu s$  is required after power-up followed by 8  $\overline{RAS}$  cycles of which at least one cycle has to be a refresh cycle, before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8  $\overline{CAS}$ -before- $\overline{RAS}$  initialization cycles instead of 8  $\overline{RAS}$  cycles are required.
6.  $V_{IH}$  (min.) and  $V_{IL}$  (max.) are reference levels for measuring timing of input signals. Transition times are also measured between  $V_{IH}$  and  $V_{IL}$ .
7. Measured with a load equivalent to 2 TTL gates and 50 pF ( $V_{OL} = 0.8V$  and  $V_{OH} = 2.0V$ ).
8.  $t_{OFF}$  (max.) and  $t_{OEZ}$  (max.) define the time at which the outputs acheive the open-circuit condition and are not referenced to output voltage levels.
9. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the WE leading edge in read-write cycles.
11.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ ,  $t_{AWD}$  and  $t_{CPWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} > t_{WCS}$  (min.), the cycle is an early write cycle and the I/O pin will remain open-circuit (high impedance) through the entire cycle; if  $t_{RWD} > t_{RWD}$  (min.),  $t_{CWD} > t_{CWD}$  (min.),  $t_{AWD} > t_{AWD}$  (min.), and  $t_{CPWD} > t_{CPWD}$  (min.), the cycle is a read-write cycle and I/O pins will contain data read from the selected cells. If neither of the above sets of conditions is satisfied, the condition of the I/O pins (at access time) is indeterminate.
12. Operation within the  $t_{RCD}$  (max.) limit ensures that  $t_{RAC}$  (max.) can be met.  $t_{RCD}$  (max.) is specified as a reference point only: if  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (max.) limit, then access time is controlled by  $t_{CAC}$ .
13. Operation within the  $t_{RAD}$  (max) limit ensures that  $t_{RAC}$  (max.) can be met.  $t_{RAD}$  (max.) is specified as a reference point only: if  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (max.) limit, then access time is controlled by  $t_{CAA}$ .
14. AC measurements assume  $t_T = 2$  ns.
15. Either  $t_{DZC}$  or  $t_{DEO}$  must be satisfied.
16. Either  $t_{CDD}$  or  $t_{ODD}$  must be satisfied.
17. When using Self Refresh mode, the following refresh operations must be performed to ensure proper DRAM operation:  

If row addresses are being refreshed on an evenly distributed manner over the refresh interval using CBR refresh cycles, then only one CBR cycle must be performed immediately after exit from Self Refresh.

If row addresses are being refreshed in any other manner (ROR – Distributed/Burst; or CBR – Burst) over the refresh interval, then a full set of row refreshes must be performed immediately before entry to and immediately after exit from Self Refresh.
18.  $t_{OFF}$  is referenced from the rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ , whichever occurs last.


**Waveforms of Read Cycle**



511816502-04




**Waveforms of Write Cycle (Early Write)**




511816502-05

**Waveforms of Write Cycle ( $\overline{OE}$  Controlled Write)**




511816502-06

**Waveforms of Read-Write (Read-Modify-Write) Cycle**




511816502-07

**Waveforms of Fast Page Mode Read Cycle**




511816502-08

**Waveforms of Fast Page Mode Read Cycle ( $\overline{OE}$  Control)**




511816502-09

Waveforms of Fast Page Mode Read Cycle (WE Control)




511816502-10

**Waveforms of Fast Page Mode Early Write Cycle**




Waveforms of Fast Page Mode Late Write Cycle



511816502-12




**Waveforms of Fast Page Mode Read-Modify-Write Cycle**




511816502-13

**Waveforms of  $\overline{\text{RAS}}$  Only Refresh Cycle**




511816502-14


**Waveforms of  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  Refresh Cycle**




511816502-15




**Waveforms of  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  Self Refresh Cycle (Optional)**



511816502-15




**Waveforms of Hidden Refresh Read Cycle**



511816502-16

**Waveforms of Hidden Refresh Early Write Cycle**



511816502-17



### Functional Description

The V53C318160A is a CMOS dynamic RAM optimized for high data bandwidth, low power applications. It is functionally similar to a traditional dynamic RAM. The V53C318160A reads and writes data by multiplexing an 20-bit address into a 10-bit row and a 10-bit column address. The row address is latched by the Row Address Strobe ( $\overline{\text{RAS}}$ ). The column address "flows through" an internal address buffer and is latched by the Column Address Strobe ( $\overline{\text{CAS}}$ ). Because access time is primarily dependent on a valid column address rather than the precise time that the  $\overline{\text{CAS}}$  edge occurs, the delay time from  $\overline{\text{RAS}}$  to  $\overline{\text{CAS}}$  has little effect on the access time.

### Memory Cycle

A memory cycle is initiated by bringing  $\overline{\text{RAS}}$  low. Any memory cycle, once initiated, must not be ended or aborted before the minimum  $t_{\text{RAS}}$  time has expired. This ensures proper device operation and data integrity. A new cycle must not be initiated until the minimum precharge time  $t_{\text{RP}}/t_{\text{CP}}$  has elapsed.

### Read Cycle

A Read cycle is performed by holding the Write Enable ( $\overline{\text{WE}}$ ) signal High during a  $\overline{\text{RAS}}/\overline{\text{CAS}}$  operation. The column address must be held for a minimum specified by  $t_{\text{AR}}$ . Data Out becomes valid only when  $t_{\text{OAC}}$ ,  $t_{\text{RAC}}$ ,  $t_{\text{CAA}}$  and  $t_{\text{CAC}}$  are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters. For example, the access time is limited by  $t_{\text{CAA}}$  when  $t_{\text{RAC}}$ ,  $t_{\text{CAC}}$  and  $t_{\text{OAC}}$  are all satisfied.

### Write Cycle

A Write Cycle is performed by taking  $\overline{\text{WE}}$  and  $\overline{\text{CAS}}$  low during a  $\overline{\text{RAS}}$  operation. The column address is latched by  $\overline{\text{CAS}}$ . The Write Cycle can be  $\overline{\text{WE}}$  controlled or  $\overline{\text{CAS}}$  controlled depending on whether  $\overline{\text{WE}}$  or  $\overline{\text{CAS}}$  falls later. Consequently, the input data must be valid at or before the falling edge of  $\overline{\text{WE}}$  or  $\overline{\text{CAS}}$ , whichever occurs last. In the  $\overline{\text{CAS}}$ -controlled Write Cycle, when the leading edge of  $\overline{\text{WE}}$  occurs prior to the  $\overline{\text{CAS}}$  low transition, the I/O data pins will be in the High-Z state at the beginning of the Write function. Ending the Write with  $\overline{\text{RAS}}$  or  $\overline{\text{CAS}}$  will maintain the output in the High-Z state.

In the  $\overline{\text{WE}}$  controlled Write Cycle,  $\overline{\text{OE}}$  must be in the high state and  $t_{\text{OED}}$  must be satisfied.

### Fast Page Mode

Fast Page operation permits all 1024 columns within a selected row of the device to be randomly

accessed at a high data rate. Maintaining  $\overline{\text{RAS}}$  low while performing successive  $\overline{\text{CAS}}$  cycles retains the row address internally and eliminates the need to reapply it for each cycle. The column address buffer acts as a transparent or flow-through latch while  $\overline{\text{CAS}}$  is high. Thus, access begins from the occurrence of a valid column address rather than from the falling edge of  $\overline{\text{CAS}}$ , eliminating  $t_{\text{ASC}}$  and  $t_{\text{T}}$  from the critical timing path.  $\overline{\text{CAS}}$  latches the address into the column address buffer. During Fast Page operation, Read, Write, Read-Modify-Write or Read-Write-Read cycles are possible at random addresses within a row. Following the initial entry cycle into EDO Mode, access is  $t_{\text{CAA}}$  or  $t_{\text{CAP}}$  controlled. If the column address is valid prior to the rising edge of  $\overline{\text{CAS}}$ , the access time is referenced to the  $\overline{\text{CAS}}$  rising edge and is specified by  $t_{\text{CAP}}$ . If the column address is valid after the rising  $\overline{\text{CAS}}$  edge, access is timed from the occurrence of a valid address and is specified by  $t_{\text{CAA}}$ . In both cases, the falling edge of  $\overline{\text{CAS}}$  latches the address and enables the output.

Fast Page provides a sustained data rate of 29 MHz for applications that require high bandwidth such as bit-mapped graphics or high-speed signal processing. The following equation can be used to calculate the maximum data rate:

$$\text{Data Rate} = \frac{1024}{t_{\text{RC}} + 1023 \times t_{\text{PC}}}$$

### Self Refresh

Self Refresh mode provides internal refresh control signals to the DRAM during extended periods of inactivity. Device operation in this mode provides additional power savings and design ease by eliminating external refresh control signals. Self Refresh mode is initiated with a  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  (CBR) Refresh cycle, holding both  $\overline{\text{RAS}}$  low ( $t_{\text{RASS}}$ ) and  $\overline{\text{CAS}}$  low ( $t_{\text{CHD}}$ ) for a specified period. Both of these parameters are specified with minimum values to guarantee entry into Self Refresh operation. Once the device has been placed in to Self Refresh mode the  $\overline{\text{CAS}}$  clock is no longer required to maintain Self Refresh operation.

The Self Refresh mode is terminated by returning the  $\overline{\text{RAS}}$  clock to a high level for a specified ( $t_{\text{RPS}}$ ) minimum time. After termination of the Self Refresh cycle normal accesses to the device may be initiated immediately, providing that subsequent refresh cycles utilize the  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  (CBR) mode of operation.

**Data Output Operation**

The V53C318160A Input/Output is controlled by OE, CAS, WE and RAS. A RAS low transition enables the transfer of data to and from the selected row address in the Memory Array. A RAS high transition disables data transfer and latches the output data if the output is enabled. After a memory cycle is initiated with a RAS low transition, a CAS low transition or CAS low level enables the internal I/O path. A CAS high transition or a CAS high level disables the I/O path and the output driver if it is enabled. A CAS low transition while RAS is high has no effect on the I/O data path or on the output drivers. The output drivers, when otherwise enabled, can be disabled by holding OE high. The OE signal has no effect on any data stored in the output latches. A WE low level can also disable the output drivers when CAS is low. During a Write cycle, if WE goes low at a time in relationship to CAS that would normally cause the outputs to be active, it is necessary to use OE to disable the output drivers prior to the WE low transition to allow Data In Setup Time ( $t_{DS}$ ) to be satisfied.

**Power-On**

After application of the  $V_{CC}$  supply, an initial pause of 200  $\mu s$  is required followed by a minimum of 8 initialization cycles (any combination of cycles containing a RAS clock). Eight initialization cycles are required after extended periods of bias without clocks (greater than the Refresh Interval).

During Power-On, the  $V_{CC}$  current requirement of the V53C318160A is dependent on the input levels of RAS and CAS. If RAS is low during Power-On, the device will go into an active cycle and  $I_{CC}$  will exhibit current transients. It is recommended that RAS and CAS track with  $V_{CC}$  or be held at a valid  $V_{IH}$  during Power-On to avoid current surges.


**Table 1. V53C318160A Data Output Operation for Various Cycle Types**

Cycle Type	I/O State
Read Cycles	Data from Addressed Memory Cell
CAS-Controlled Write Cycle (Early Write)	High-Z
$\overline{WE}$ -Controlled Write Cycle (Late Write)	$\overline{OE}$ Controlled. High $\overline{OE}$ = High-Z I/Os
Read-Modify-Write Cycles	Data from Addressed Memory Cell
EDO Read Cycle	Data from Addressed Memory Cell
EDO Write Cycle (Early Write)	High-Z
EDO Read-Modify-Write Cycle	Data from Addressed Memory Cell
RAS-only Refresh	High-Z
CAS-before-RAS Refresh Cycle	High-Z
CAS-only Cycles	High-Z




**Package Diagrams**

**42-Pin 400 mil SOJ**



**50/44-Pin 400 mil TSOP-II**



*Notes*

*Notes*

**U.S.A.**

3910 NORTH FIRST STREET  
SAN JOSE, CA 95134  
PHONE: 408-433-6000  
FAX: 408-433-0185

**HONG KONG**

19 DAI FU STREET  
TAIPO INDUSTRIAL ESTATE  
TAIPO, NT, HONG KONG  
PHONE: 852-2665-4883  
FAX: 852-2664-7535

**TAIWAN**

7F, NO. 102  
MIN-CHUAN E. ROAD, SEC. 3  
TAIPEI  
PHONE: 886-2-2545-1213  
FAX: 886-2-2545-1209

1 CREATION ROAD I  
SCIENCE BASED IND. PARK  
HSIN CHU, TAIWAN, R.O.C.  
PHONE: 886-3-578-3344  
FAX: 886-3-579-2838

**JAPAN**

WBG MARINE WEST 25F  
6, NAKASE 2-CHOME  
MIHAMA-KU, CHIBA-SHI  
CHIBA 261-71  
PHONE: 81-43-299-6000  
FAX: 81-43-299-6555

**IRELAND & UK**

BLOCK A UNIT 2  
BROOMFIELD BUSINESS PARK  
MALAHIDE  
CO. DUBLIN, IRELAND  
PHONE: +353 1 8038020  
FAX: +353 1 8038049

**GERMANY**

**(CONTINENTAL  
EUROPE & ISRAEL )**  
71083 HERRENBERG  
BENZSTR. 32  
GERMANY  
PHONE: +49 7032 2796-0  
FAX: +49 7032 2796 22

**U.S. SALES OFFICES****NORTHWESTERN**

3910 NORTH FIRST STREET  
SAN JOSE, CA 95134  
PHONE: 408-433-6000  
FAX: 408-433-0185

**SOUTHWESTERN**

SUITE 200  
5150 E. PACIFIC COAST HWY.  
LONG BEACH, CA 90804  
PHONE: 562-498-3314  
FAX: 562-597-2174

**CENTRAL & SOUTHEASTERN**

604 FIELDWOOD CIRCLE  
RICHARDSON, TX 75081  
PHONE: 972-690-1402  
FAX: 972-690-0341

**NORTHEASTERN**

SUITE 436  
20 TRAFALGAR SQUARE  
NASHUA, NH 03063  
PHONE: 603-889-4393  
FAX: 603-889-9347

The information in this document is subject to change without notice.

MOSEL VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL-VITELIC.

MOSEL VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. MOSEL VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.