

# M5M5256BP,FP,KP-70,-85,-10,-12,-15,-70L,-85L, -10L,-12L,-15L,-70LL,-85LL,-10LL,-12LL,-15LL

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

**DESCRIPTION**


This M5M5256BP, FP, KP is a 262144-bit CMOS static RAM organized as 32768-words by 8-bits which is fabricated using high-performance double polysilicon CMOS technology. The use of resistive load NMOS cells and CMOS periphery result in a high-density and low-power static RAM. It is ideal for the memory systems which require simple interface.

The stand-by current is low enough for a battery back-up application. It is mounted in a standard 28pin package and configured in an industrial standard 32K × 8-bit pinout.

**FEATURES**

| Type name              | Access time (max) | Power supply current |   |
|------------------------|-------------------|----------------------|---|
|                        |                   | Active (max)         | Stand-by (max)                            |
| M5M5256BP, FP, KP-70   | 70ns              |                      |   |
| M5M5256BP, FP, KP-85   | 85ns              |                      |   |
| M5M5256BP, FP, KP-10   | 100ns             |                      | 2mA                                       |
| M5M5256BP, FP, KP-12   | 120ns             |                      |   |
| M5M5256BP, FP, KP-15   | 150ns             |                      |   |
| M5M5256BP, FP, KP-70L  | 70ns              | 70mA                 | 100 μA (Vcc = 5.5V)<br>50 μA (Vcc = 3.0V) |
| M5M5256BP, FP, KP-85L  | 85ns              |                      |   |
| M5M5256BP, FP, KP-10L  | 100ns             |                      |   |
| M5M5256BP, FP, KP-12L  | 120ns             |                      |   |
| M5M5256BP, FP, KP-15L  | 150ns             |                      |   |
| M5M5256BP, FP, KP-70LL | 70ns              |                      | 20 μA (Vcc = 5.5V)<br>10 μA (Vcc = 3.0V)  |
| M5M5256BP, FP, KP-85LL | 85ns              |                      |   |
| M5M5256BP, FP, KP-10LL | 100ns             |                      |   |
| M5M5256BP, FP, KP-12LL | 120ns             |                      |   |
| M5M5256BP, FP, KP-15LL | 150ns             |                      |   |

- Single + 5V power supply
- No clocks, no refresh
- Data-hold on + 2V power supply


**PIN CONFIGURATION (TOP VIEW)**Outline 28P4(P)  
28P2W-C(FP)  
28P4Y(KP)

- Directly TTL compatible : All inputs and outputs
- Three-state outputs : OR-tie capability
- Simple memory expansion by  $\bar{S}$
- $\bar{OE}$  prevents data contention in the I/O bus
- Common data I/O
- Package

M5M5256BP ..... 28pin 600mil DIP  
M5M5256BKP ..... 28pin 300mil DIP  
M5M5256BFP ..... 28pin small outline package(SOP)

**APPLICATION**

Small capacity memory units

**BLOCK DIAGRAM**

**M5M5256BP,FP,KP-70,-85,-10,-12,-15,-70L,-85L,****-10L,-12L,-15L,-70LL,-85LL,-10LL,-12LL,-15LL****262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM****FUNCTION**

The operation mode of the M5M5256BP, FP, KP is determined by a combination of the device control inputs  $\bar{S}$ ,  $\bar{W}$  and  $\bar{OE}$ . Each mode is summarized in the function table.

A write cycle is executed whenever the low level  $\bar{W}$  overlaps with the low level  $\bar{S}$ . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of  $\bar{W}$ ,  $\bar{S}$ , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable  $\bar{OE}$  directly controls the output stage. Setting the  $\bar{OE}$  at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting  $\bar{W}$  at a high level and  $\bar{OE}$  at a low level while  $\bar{S}$  are in an active state.

When setting  $\bar{S}$  at a high level, the chip is in a non-

selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by  $\bar{S}$ . The power supply current is reduced as low as the stand-by current which is specified as  $I_{CC3}$  or  $I_{CC4}$ , and the memory data can be held +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

**FUNCTION TABLE**

| $\bar{S}$ | $\bar{W}$ | $\bar{OE}$ | Mode          | DQ             | $I_{CC}$ |
|-----------|-----------|------------|---------------|----------------|----------|
| H         | X         | X          | Non selection | High-impedance | Stand-by |
| L         | L         | X          | Write         | Din            | Active   |
| L         | H         | L          | Read          | Dout           | Active   |
| L         | H         | H          |               | High-impedance | Active   |

**ABSOLUTE MAXIMUM RATINGS**

| Symbol           | Parameter             | Conditions            | Ratings                      | Unit |
|------------------|-----------------------|-----------------------|------------------------------|------|
| V <sub>CC</sub>  | Supply voltage        | With respect to GND   | -0.3 ~ 7                     | V    |
| V <sub>I</sub>   | Input voltage         |                       | -0.3 ~ V <sub>CC</sub> + 0.3 | V    |
| V <sub>O</sub>   | Output voltage        |                       | 0 ~ V <sub>CC</sub>          | V    |
| P <sub>D</sub>   | Power dissipation     | T <sub>A</sub> = 25°C | 700                          | mW   |
| T <sub>OPR</sub> | Operating temperature |                       | 0 ~ 70                       | °C   |
| T <sub>STG</sub> | Storage temperature   |                       | -65 ~ 150                    | °C   |

**ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 0 ~ 70°C, V<sub>CC</sub> = 5V ± 10%, unless otherwise noted)

| Symbol           | Parameter                                  | Test conditions   | Limits        |     |                      | Unit |
|------------------|--|---|---------------|-----|----------------------|------|
|                  |  |   | Min           | Typ | Max                  |      |
| V <sub>IH</sub>  | High input voltage                         |   | 2.2           |     | V <sub>CC</sub> +0.3 | V    |
| V <sub>IL</sub>  | Low input voltage                          |   | -0.3          |     | 0.8                  | V    |
| V <sub>OH</sub>  | High output voltage                        | I <sub>OH</sub> = -1mA  | 2.4           |     |                      | V    |
| V <sub>OL</sub>  | Low output voltage                         | I <sub>OL</sub> = 2mA   |               |     | 0.4                  | V    |
| I <sub>I</sub>   | Input leakage current                      | V <sub>I</sub> = 0 ~ V <sub>CC</sub>  |               |     | ±1                   | μA   |
| I <sub>O</sub>   | Output leakage current                     | $\bar{S} = V_{IH}$ or $\bar{OE} = V_{IH}$ , V <sub>I/O</sub> = 0 ~ V <sub>CC</sub>                                    |               |     | ±1                   | μA   |
| I <sub>CC1</sub> | Active supply current(AC MOS level)        | $\bar{S} < 0.2$ , $\bar{W} > V_{CC} - 0.2$ output open<br>Other inputs < 0.2 or > V <sub>CC</sub> - 0.3<br>Min cycle  |               | 30  | 65                   | mA   |
| I <sub>CC2</sub> | Active supply current(AC TTL level)        | $\bar{S} = V_{IL}$ , $\bar{W} = V_{IH}$ output open<br>Other inputs = V <sub>IL</sub> or V <sub>IH</sub><br>Min cycle |               | 35  | 70                   | mA   |
| I <sub>CC3</sub> | Stand by supply current                    | $\bar{S} \geq V_{CC} - 0.2V$  | BP, FP, KP    |     | 2                    | mA   |
|                  |  | Other inputs = 0 ~ V <sub>CC</sub>  | BP, FP, KP-L  |     | 100                  | μA   |
|                  |  |   | BP, FP, KP-LL |     | 20                   | μA   |
| I <sub>CC4</sub> | Stand by supply current                    | $\bar{S} = V_{IH}$ , other inputs = 0 ~ V <sub>CC</sub>   |               |     | 3                    | mA   |
| C <sub>I</sub>   | Input capacitance (T <sub>A</sub> = 25°C)  | V <sub>I</sub> = GND, V <sub>I</sub> = 25mVrms, f = 1MHz  |               |     | 6                    | pF   |
| C <sub>O</sub>   | Output capacitance (T <sub>A</sub> = 25°C) | V <sub>O</sub> = GND, V <sub>O</sub> = 25mVrms, f = 1MHz  |               |     | 8                    | pF   |

Note 1. Direction for current flowing into IC is indicated as positive (no mark)

2. Typical value is V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C

**M5M5256BP,FP,KP-70,-85,-10,-12,-15,-70L,-85L,  
-10L,-12L,-15L,-70LL,-85LL,-10LL,-12LL,-15LL**

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

**SWITCHING CHARACTERISTICS** ( $T_a = 0\sim 70^\circ C$ ,  $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)



**Read cycle**

| Symbol   | Parameter                                 | Limits      |             |             |             |             |     |            |     |            |     | Unit |  |
|----------|---|-------------|-------------|-------------|-------------|-------------|-----|------------|-----|------------|-----|------|--|
|          |   | M5M5256-70  |             | M5M5256-85  |             | M5M5256-10  |     | M5M5256-12 |     | M5M5256-15 |     |      |  |
|          |   | M5M5256-70L | M5M5256-85L | M5M5256-10L | M5M5256-12L | M5M5256-15L |     |            |     |            |     |      |  |
|          |   | Min         | Max         | Min         | Max         | Min         | Max | Min        | Max | Min        | Max |      |  |
| tCR      | Read cycle time                           | 70          |             | 85          |             | 100         |     | 120        |     | 150        |     | ns   |  |
| ta(A)    | Address access time                       |             | 70          |             | 85          |             | 100 |            | 120 |            | 150 | ns   |  |
| ta(S)    | Chip select access time                   |             | 70          |             | 85          |             | 100 |            | 120 |            | 150 | ns   |  |
| ta(OE)   | Output enable access time                 |             | 35          |             | 45          |             | 50  |            | 60  |            | 75  | ns   |  |
| tdis(S)  | Output disable time after $S$ high        |             | 30          |             | 30          |             | 35  |            | 40  |            | 45  | ns   |  |
| tdis(OE) | Output disable time after $\bar{OE}$ high |             | 25          |             | 30          |             | 35  |            | 40  |            | 45  | ns   |  |
| ten(S)   | Output enable time after $S$ low          | 5           |             | 5           |             | 10          |     | 10         |     | 10         |     | ns   |  |
| ten(OE)  | Output enable time after $\bar{OE}$ low   | 5           |             | 5           |             | 10          |     | 10         |     | 10         |     | ns   |  |
| tv(A)    | Data valid time after address change      | 20          |             | 20          |             | 20          |     | 20         |     | 20         |     | ns   |  |

**TIMING REQUIREMENTS** ( $T_a = 0\sim 70^\circ C$ ,  $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)


**Write cycle**

| Symbol    | Parameter  | Limits      |             |             |             |             |     |            |     |            |     | Unit |  |
|-----------|--|-------------|-------------|-------------|-------------|-------------|-----|------------|-----|------------|-----|------|--|
|           |  | M5M5256-70  |             | M5M5256-85  |             | M5M5256-10  |     | M5M5256-12 |     | M5M5256-15 |     |      |  |
|           |  | M5M5256-70L | M5M5256-85L | M5M5256-10L | M5M5256-12L | M5M5256-15L |     |            |     |            |     |      |  |
|           |  | Min         | Max         | Min         | Max         | Min         | Max | Min        | Max | Min        | Max |      |  |
| tcw       | Write cycle time                                   | 70          |             | 85          |             | 100         |     | 120        |     | 150        |     | ns   |  |
| tw(W)     | Write pulse width                                  | 55          |             | 60          |             | 60          |     | 70         |     | 80         |     | ns   |  |
| tsu(A)    | Address set up time                                | 0           |             | 0           |             | 0           |     | 0          |     | 0          |     | ns   |  |
| tsu(A-WH) | Address set up time with respect to $\bar{W}$ high | 65          |             | 75          |             | 80          |     | 85         |     | 90         |     | ns   |  |
| tsu(S)    | Chip select set up time                            | 65          |             | 75          |             | 80          |     | 85         |     | 90         |     | ns   |  |
| tsu(D)    | Data set up time                                   | 30          |             | 35          |             | 35          |     | 40         |     | 50         |     | ns   |  |
| th(D)     | Data hold time                                     | 0           |             | 0           |             | 0           |     | 0          |     | 0          |     | ns   |  |
| trec(W)   | Write recovery time                                | 0           |             | 0           |             | 0           |     | 0          |     | 0          |     | ns   |  |
| tdis(W)   | Output disable time after $W$ low                  |             | 25          |             | 30          |             | 35  |            | 40  |            | 45  | ns   |  |
| tdis(OE)  | Output disable time after $\bar{OE}$ high          |             | 25          |             | 30          |             | 35  |            | 40  |            | 45  | ns   |  |
| ten(W)    | Output enable time after $W$ high                  | 5           |             | 5           |             | 10          |     | 10         |     | 10         |     | ns   |  |
| ten(OE)   | Output enable time after $\bar{OE}$ low            | 5           |             | 5           |             | 10          |     | 10         |     | 10         |     | ns   |  |

**M5M5256BP,FP,KP-70,-85,-10,-12,-15,-70L,-85L,****-10L,-12L,-15L,-70LL,-85LL,-10LL,-12LL,-15LL****262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM****TIMING DIAGRAM****Read cycle****Write cycle (W̄ control)**

# M5M5256BP,FP,KP-70,-85,-10,-12,-15,-70L,-85L,-10L,-12L,-15L,-70LL,-85LL,-10LL,-12LL,-15LL

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

**Write cycle ( $\bar{S}$  control)**

Note 3 : Test condition

Input pulse levels ..... V<sub>IH</sub> = 2.4V, V<sub>IL</sub> = 0.6V

Input rise and fall time ..... 10ns


Reference levels ..... V<sub>OH</sub> = V<sub>OL</sub> = 1.5VTransition is measured  $\pm 500\text{mV}$  from steady state voltage.(for t<sub>en</sub>, t<sub>dis</sub>)Output loads ..... Fig. 1, C<sub>L</sub> = 100pF (BP, FP, KP-85, -10, -12, -15, -85L, -10L, -12L, -15L, -85LL, -10LL, -12LL, -15LL)C<sub>L</sub> = 30pF (BP, FP, KP-70, -70L, -70LL)C<sub>L</sub> = 5pF (for t<sub>en</sub>, t<sub>dis</sub>)

Fig. 1 Output load

Note 4. Hatching indicates the state is don't care.

5. Writing is executed in overlap of  $\bar{S}$  and  $\bar{W}$  low.6. If  $\bar{W}$  goes low simultaneously with or prior to  $\bar{S}$ , the output remains in the high-impedance state.

7. Don't apply inverted phase signal externally when DQ pin is in output mode.

**POWER DOWN CHARACTERISTICS****ELECTRICAL CHARACTERISTICS (Ta = 0~70°C, unless otherwise noted)**

| Symbol              | Parameter                   | Test conditions                           | Limits      |                     |     | Unit          |
|---------------------|-----------------------------|---|-------------|---------------------|-----|---------------|
|                     |                             |   | Min         | Typ                 | Max |               |
| V <sub>CC(PD)</sub> | Power down supply voltage   |   | 2           |                     |     | V             |
| V <sub>(S)</sub>    | Chip select input $\bar{S}$ | 2.2V $\leq$ V <sub>CC(PD)</sub>           | 2.2         |                     |     | V             |
|                     |                             | 2V $\leq$ V <sub>CC(PD)</sub> $\leq$ 2.2V |             | V <sub>CC(PD)</sub> |     |               |
| I <sub>CC(PD)</sub> | Power down supply current   | V <sub>CC</sub> = 3V,<br>Other inputs=3V  | BP,FP,KP    |                     | 2   | mA            |
|                     |                             |   | BP,FP,KP-L  |                     | 50  | $\mu\text{A}$ |
|                     |                             |   | BP,FP,KP-LL |                     | 10* | $\mu\text{A}$ |

\* Ta = 25°C, I<sub>CC(PD)</sub> = 1  $\mu\text{A}$ **TIMING REQUIREMENTS (Ta = 0~70°C, unless otherwise noted)**

| Symbol               | Parameter                | Test conditions | Limits |                 |     | Unit |
|----------------------|--------------------------|-----------------|--------|-----------------|-----|------|
|                      |                          |                 | Min    | Typ             | Max |      |
| t <sub>SU(PD)</sub>  | Power down setup time    |                 | 0      |                 |     | ns   |
| t <sub>REC(PD)</sub> | Power down recovery time |                 |        | t <sub>CR</sub> |     | ns   |

**POWER DOWN CHARACTERISTICS**