

CMOS HIGH-SPEED STATIC RAM 72K (8K x 9-BIT) With Address Latches

PRELIMINARY INFORMATION IDT71569

FEATURES:

- · 8192-words x 9-bits organization
- Address Latch
- · Fast access time:
 - Commercial: 20/25ns
 - Military: 25/35ns
- Battery backup operation 2V data retention voltage (L-version only)
- Produced with advanced CEMOS™ high-performance technology
- Single 5V power supply
- · Inputs and outputs directly TTL compatible
- · Military product available compliant to MIL-STD-883,
- JEDEC standard 28-pin DIP and SOJ plastic packages

DESCRIPTION:


The IDT71569 is a 73,728-bit high-speed static RAM, organized as 8K x 9, with address latches. It is fabricated using IDT's high-performance, high-reliability CEMOS technology.

The IDT71569 offers address access times as fast as 10ns. The ninth bit is optimal for systems using parity. This device is ideally suited for cache memory applications.

All inputs and outputs of the IDT71569 are TTL-compatible. The IDT71569 is packaged in an industry standard 300-mil 28-pin DIP and SOJ plastic packages.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally

FUNCTIONAL BLOCK DIAGRAM




CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

DECEMBER 1990

PIN CONFIGURATION



TRUTH TABLE(1)

ALE	CS	ŌĒ	WE	νo	Function		
Х	Н	Х	Х	Hi-Z	Deselect chip		
Н	Х	Х	Х	Х	Address Latch Transparent		
L	Х	Х	Х	Х	Address Latch Closed		
Н	٦	L	Н	Dout	Read From Current Address		
L	L	L	Н	Dout	Read From Latched Address		
Н	۲	Х	L	Din	Write to Current Address		
٦	L	Х	L	Din	Write to Latched Address		
х	L	Н	Н	Hi-Z	Outputs Disabled		

NOTE:

1.H = ViH, L = ViL, X = Don't Care.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ů
Tstg	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

ı	Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
ĺ	Cin	Input Capacitance	VIN = OV	8	рF
	Соит	Output Capacitance	Vout ≈ 0V	8	ρF

NOTE:

2974 tbi 01

2974 tbl 03 1. This parameter is determined by device characterization, but is not production tested.

RECOMMENDED OPERATING **TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Temperature	GND	Vcc
Military	-55°C to +125°C	οV	5V ± 10%
Commercial	0°C to +70°C	οV	5V ± 10%

2974 tbi 04

RECOMMENDED DC OPERATING CONDITIONS

	V.10				
Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	>
ViH	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	٧

NOTE:

1. VIL (min.) = -3.0V for pulse width less than 20ns.

2974 tbl 05

E

2974 tbl 06

DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5.0V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$

			71569S20 ⁽³⁾ 71569L20 ⁽³⁾		71569S25 71569L25		71569S35 ⁽⁴⁾ 71569L35 ⁽⁴⁾		
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
ICC1	Operating Power Supply Current	S	90	_	90	100	-	100	mA
	CS = VIL, Outputs Open, Vcc = Max., f = 0 ⁽²⁾	L	80	_	80	90	_	90]
ICC2	Dynamic Operating Current	S	180	-	170	190	_	160	mA
	CS = VIL, Outputs Open, Vcc = Max., f = fmax(2)	L	160	_	150	170	-	140]
1sa	Standby Power Supply Current (TTL Level)	s	20	_	20	20		20	mA
	CS ≥ VIH, Outputs Open, Vcc = Max., f = fмax ⁽²⁾	L	3	_	3	5	_	5] [
ISB1	Full Standby Power Supply Current (CMOS Level)	S	15	_	15	20	_	20	mA
	$\overline{\text{CS}} \ge \text{VHC}$, $\text{VCC} = \text{Max.}$, $\text{VIN} \ge \text{VHC}$ or $\text{VIN} \le \text{VHC}$, $\text{f} = 0^{(2)}$	L	0.2	_	0.2	1.0	_	1.0	

NOTES:

1. All values are maximum guaranteed values.

- 2. At f = fMAX address and data inputs are cycling at the maximum frequency of read cycles of 1/tac, f = 0 means no input lines change.
- 3. 0° to +70° C. temperature range only.
- 4. -55° to +125° C. temperature range only.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2974 tbl 07




Figure 1. Output Load




Figure 2. Output Load (for tcLz, toLz, tcHz, toHz, toHz, toHz)

*Includes scope and jig capacitances

DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$

		IDT7169S IDT7169L			169L			
Symbol	Parameter	Test Condition	n	Min.	Max.	Min.	Max.	Unit
[KI]	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	MIL COM'L	_	10 5		5 2	μА
lto	Output Leakage Current	Vcc = Max., CS = ViH, Vout = GND to Vcc	MIL COM'L		10 5		5 2	μА
Vol	Output Low Voltage	IOL = 8mA, Vcc = Min. IOL = 10mA, Vcc = Min.		_	0.4 0.5	_	0.4 0.5	٧
Vон	Output High Voltage	IOH = -4mA, Vcc = Min.		2.4	_	2.4		V

2974 tbl 08

2974 lbl 09

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L Version Only) VLC = 0.2V, VHC = VCC - 0.2V


		·						ical ⁽¹⁾ cc @		imum c @	
Symbol	Parameter	Test Cond	Test Condition		2.0v	3.0V	2.0V	3.0V	Unit		
VDR	Vcc for Data Retention	_				_			V		
ICCDR	Data Retention Current		MIL. COM'L.	_	10 10	15 15	200 60	300 90	μА		
tCDR ⁽³⁾	Chip Deselect to Data Retention Time	ČŠ≥VHC VIN≥VHCo	r≤ VLC	0	_	_	_	100.	ns		
tR ⁽³⁾	Operation Recovery Time	1		tRC ⁽²⁾	_	_			ns		
jilij ⁽³⁾	Input Leakage Current		_				2	2	μА		

NOTES:

1. Ta = +25°C. 2. trc = Read Cycle Time.

3. This parameter is guaranteed, but not tested.

LOW Vcc DATA RETENTION WAVEFORM



AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)


		71569S20 71569L20		71569S25 71569L25		71569 71569		
Symbol	Parameter Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	ycle							
tRC	Read Cycle Time	20	l –	25	-	35		ns
taa	Address Access Time ⁽³⁾		19		25		35	ns
tala	Address Latch Access Time	1 –	20	_	25	_	35	ns
tacs	Chip Select Access Time	_	20	_	25		35	ns
tCLZ	Chip Select to Output in Low Z ⁽²⁾	3	_	3	_	3	_	ns
tOE	Output Enable to Output Valid		8	-	12	_	18	ns
tolz	Output Enable to Output in Low Z ⁽²⁾	3		3	_	3	-	ns
tCHZ	ChipSelect to Output High Z ⁽²⁾	_	13	_	15	_	25	ns
tonz	Output Disable to Output in High Z ⁽²⁾	T -	10	_	15	_	20	ns
ton	Output Hold from Address Change	5	-	5		5	_	ns
tch	ALEN High Time	10	1 =	10		10	_	ns
tCL	ALEN Low Time	10	 	10	—	10	_	ns
tas	Address Set-up Time to Address Latch Enable	5	—	5	_	5	_	ns
tah	Address Hold Time to Address Latch Enable	3	T -	5		7		ns
Write C	ycle	•	•					
twc	Write Cycle Time	20	_	25	—	35		ns
taw	Address Valid to End of Write ⁽³⁾	15	_	18	_	25	_	ns
tcw	Chip Select to End of Write	15	 	18	_	25	_	ns
tas	Address Set-up Time	0	 	0		0	_	ns
twp	Write Pulse Width	15		21	_	25		ns
twn	Write Recovery Time ⁽³⁾	0	1	0	_	0	_	ns
twnz	Write Enable to Output in High Z ⁽²⁾		8	<u> </u>	10	_	14	ns
tow	Data Valid to End of Write	10		13	<u> </u>	15	_	ns
tDH	Data Hold Time from Write	0	-	0	_	0	_	ns
tow	Output Active from End of Write ⁽²⁾	5	_	5	_	5	_	ns
tcH	ALEN High Time	10	-	10		10	_	ns
tCL.	ALEN Low Time	10	T	10	_	10		ns
tas	Address Set-up Time to Address Latch Enable	5		5		5	_	ns
tan	Address Hold Time to Address Latch Enable	5	 	5	1 _	5	_	ns

NOTES:

4. -55°to +125° C. temperature range only.

^{1. 0°} to +70°C temperature range only.
2. This parameter is guaranteed, but not tested.
3. This measurement depends on the combination of ALEN high plus an address change. This combination may either happen at the rising edge of ALEN, or during an address change after ALEN has become high.

TIMING WAVEFORM OF READ CYCLE (1)



NOTES:


- 1. WE is high throughout a read cycle.
- 2. The parameter twa is measured either from the first low to high transition of ALEN after the read address has become valid, or from the stabilization of the
- read address during the period when ALEN is high, which ever occurs last.

 3. The parameter ton is measured either from the first low to high transition of ALEN after an address change, or from an address change during the period when ALEN is high, whichever occurs first.


 4. Transition is measured ±200mV from steady state with a 5pF load (including scope and jig).

5

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED)(1,2)



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED)(1,2)



NOTES:

- 1. WE or CE must be high during all address transitions.
- 2. A write occurs during the overlap (tsw, tcw or twp) of a low CE and a low WE.
- 3. The parameter two is measured from the earlier of CE or WE going high either to the first low to high transition of ALEN after an address change, or to an address change during the period when ALEN is high, whichever occurs last.
- 4. The parameters Lasw and Law are measured either from the first low to high transition of ALEN after an address change has become valid, or from the stabilization of the valid write address during the period when ALEN is high, whichever occurs first.
- 5. During this period, the I/O pins are in the output state so that the input signals must not be applied.
- 6. This transition is measured ±200mV from steady state with a 5pF load (including scope and jig).
- 7. If OE is low during a WE controlled write cycle, the write pulse width must be the larger of two or (twxz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified two.

ORDERING INFORMATION

