

**DESCRIPTION**

The M74HC73 is a semiconductor integrated circuit consisting of two negative-edge triggered J-K flip flops with independent control inputs.

**FEATURES**

- High-speed: 50MHz clock frequency typ.  
( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $10\mu\text{W}/\text{package}$ , max  
( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ , 6V)
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

**APPLICATION**


General purpose, for use in industrial and consumer digital equipment.

**FUNCTIONAL DESCRIPTION**

Use of silicon gate technology allows the M74HC73 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS73.

The M74HC73 contains two edge-triggered J-K flip flops, each circuit with independent clock input  $\bar{CK}$ , direct reset input  $\bar{R}_D$ , and both inputs J and K.


When  $\bar{CK}$  is high, the J and K signals can be read. When  $\bar{CK}$  changes from high-level to low-level, the signals just

**PIN CONFIGURATION (TOP VIEW)**

previous input at J and K appear at outputs Q and  $\bar{Q}$  in accordance with the function table given. When  $\bar{R}_D$  is low, Q and  $\bar{Q}$  will become low and high respectively, irrespective of other inputs. When used as a J-K flip flop,  $R_D$  should be maintained at high-level.

A unit, the M74HC107, having the same functions and electrical characteristics as the M74HC73 is also available.

This offers easy mounting with pins 7 and 14 being GND and  $V_{CC}$  respectively.

**LOGIC DIAGRAM (EACH FLIP FLOP)**

DUAL J-K FLIP-FLOP WITH RESET

**FUNCTION TABLE** (Note 1)

Inputs				Outputs	
R <sub>D</sub>	CK	J	K	Q	$\bar{Q}$
L	X	X	X	L	H
H	↓	L	L	$Q^0$	$\bar{Q}^0$
H	↓	L	H	L	H
H	↓	H	L	H	L
H	↓	H	H	Toggle	
H	L	X	X	$Q^0$	$\bar{Q}^0$
H	H	X	X	$Q^0$	$\bar{Q}^0$
H	↑	X	X	$Q^0$	$\bar{Q}^0$

Note 1 : ↑ : Change from low to high

↓ : Change from high to low

X : irrelevant

$Q^0$  : Output state Q before clock input changed

$\bar{Q}^0$  : Output state  $\bar{Q}$  before clock input changed

Toggle : Inversion state before clock input changed

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5 ~ +7.0	V
V <sub>I</sub>	Input voltage		-0.5 ~ V <sub>CC</sub> + 0.5	V
V <sub>O</sub>	Output voltage		-0.5 ~ V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>STG</sub>	Storage temperature range		-65 ~ +150	°C

Note 2 : M74HC73FP,  $T_a = -40 \sim +60^\circ\text{C}$  and  $T_a = 60 \sim 85^\circ\text{C}$  are derated at -6mW/°C.

M74HC73DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at -5mW/°C.

DUAL J-K FLIP-FLOP WITH RESET

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40\sim+85^\circ C$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ C$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit
			$V_{CC}(V)$	25°C			-40~+85°C	
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0	1.5			1.5	V
			4.5	3.15			3.15	
			6.0	4.2			4.2	
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0			0.5	0.5	V
			4.5			1.35	1.35	
			6.0			1.8	1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9		1.9	V
			$I_{OH} = -20\mu A$	4.5	4.4		4.4	
			$I_{OH} = -20\mu A$	6.0	5.9		5.9	
			$I_{OH} = -4.0mA$	4.5	4.18		4.13	
			$I_{OH} = -5.2mA$	6.0	5.68		5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0		0.1	0.1	V
			$I_{OL} = 20\mu A$	4.5		0.1	0.1	
			$I_{OL} = 20\mu A$	6.0		0.1	0.1	
			$I_{OL} = 4.0mA$	4.5		0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6V$	$I_{OL} = 5.2mA$	6.0		0.26	0.33	$\mu A$
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0			-0.1	-1.0	$\mu A$
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, GND, I_O = 0\mu A$	6.0			2.0	20.0	$\mu A$

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC73P/FP/DP**

**DUAL J-K FLIP-FLOP WITH RESET**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V$ ,  $T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$f_{max}$	Maximum clock frequency	$C_L = 15pF$ (Note 4)	30			MHz
	$t_{TLH}$				10	ns
	$t_{THL}$				10	ns
	$t_{PLH}$				28	ns
	$t_{PHL}$				28	ns
	$t_{PLH}$				34	ns
	$t_{PHL}$				34	ns

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min		
$f_{max}$	Maximum clock frequency	$C_L = 50pF$ (Note 4)	2.0	5			4	MHz	
	$t_{TLH}$		4.5	27			21		
	$t_{THL}$		6.0	31			24		
	$t_{PLH}$		2.0			75	95		
	$t_{PHL}$		4.5			15	19		
	$t_{PLH}$		6.0			13	16		
	$t_{PHL}$		2.0			160	195		
$C_I$	Input capacitance		4.5			32	39	ns	
	$C_{PD}$		6.0			28	34		
	$t_{PLH}$		2.0			160	195		
	$t_{PHL}$		4.5			32	39		
	$t_{PLH}$		6.0			28	34		
	$t_{PHL}$		2.0			195	235		
	$t_{PLH}$		4.5			39	47		
$C_{PD}$	Power dissipation capacitance (Note 3)		6.0			34	40	ns	
						195	235		
$C_I$	Input capacitance					10	10	pF	
	$C_{PD}$					52			

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip flop)

The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$

**TIMING REQUIREMENTS** ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min		
$t_w$	$\overline{CK}$ , $\overline{R_D}$ pulse width		2.0	80			101	ns	
			4.5	16			20		
			6.0	14			17		
	$t_{su}$		2.0	100			125		
	$J, K$ setup time with respect to $\overline{CK}$		4.5	20			25		
	$t_h$		6.0	17			21		
	$t_{rec}$		2.0	0			0		
$t_{rec}$	$J, K$ hold time with respect to $\overline{CK}$		4.5	0			0	ns	
	$\overline{R_D}$ recovery time with respect to $\overline{CK}$		6.0	0			0		
			2.0	100			125		
$t_{rec}$			4.5	20			25	ns	
			6.0	17			21		



DUAL J-K FLIP-FLOP WITH RESET

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**TIMING DIAGRAM**



**MITSUBISHI HIGH SPEED CMOS  
PACKAGE OUTLINES**




6249827 MITSUBISHI {DGTL LOGIC}

91D 12849




D T-90-20

**TYPE 14P4 14-PIN MOLDED PLASTIC DIP**

Dimension in mm

**TYPE 16P4 16-PIN MOLDED PLASTIC DIP**

Dimension in mm





6249827 MITSUBISHI (DGTL LOGIC)

MITSUBISHI HIGH SPEED CMOS  
PACKAGE OUTLINES

91D 12850 D T-90-20



## TYPE 20P4 20-PIN MOLDED PLASTIC DIP

Dimension in mm



## TYPE 24P4D 24-PIN MOLDED PLASTIC DIP

Dimension in mm





MITSUBISHI HIGH SPEED CMOS  
PACKAGE OUTLINES

6249827 MITSUBISHI {DGTL LOGIC}

91D 12851 D T-90.20



TYPE 14P2N 14PIN MOLDED PLASTIC SOP

Dimension in mm




TYPE 16P2N 16PIN MOLDED PLASTIC SOP

Dimension in mm




## TYPE 20P2N 20PIN MOLDED PLASTIC SOP

Dimension in mm



## TYPE 24P2 24PIN MOLDED PLASTIC SOP

Dimension in mm




6249827 MITSUBISHI {DGTL LOGIC}

91D 12853 D T90-20


## TYPE 14P2P 14-PIN MOLDED PLASTIC SOP(JEDEC 150mil body)

Dimension in mm



## TYPE 16P2P 16-PIN MOLDED PLASTIC SOP(JEDEC 150mil body)

Dimension in mm



## PACKAGE OUTLINES

6249827 MITSUBISHI (DGTL LOGIC)

91D 12854 D T-90-20

## TYPE 20P2V 20-PIN MOLDED PLASTIC SOP(JEDEC 300mil body)

