

MITSUBISHI HIGH SPEED CMOS M74HC73P/FP/DP

DUAL J-K FLIP-FLOP WITH RESET

DESCRIPTION

The M74HC73 is a semiconductor integrated circuit consisting of two negative-edge triggered J-K flip flops with independent control inputs.

FEATURES

- High-speed: 50MHz clock frequency typ. ($C_L=15\text{pF}$, $V_{CC}=5\text{V}$)
- Low power dissipation: $10\mu\text{W}/\text{package}$, max ($V_{CC}=5\text{V}$, $T_a=25^\circ\text{C}$, quiescent state)
- High noise margin: 30% of V_{CC} , min ($V_{CC}=4.5\text{V}$, 6V)
- Capable of driving 10 74LSTTL loads
- Wide operating voltage range: $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range: $T_a=-40\sim +85^\circ\text{C}$

APPLICATION

General purpose, for use in industrial and consumer digital equipment.


FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC73 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS73.

The M74HC73 contains two edge-triggered J-K flip flops, each circuit with independent clock input $\overline{\text{CK}}$, direct reset input $\overline{\text{R}}_D$, and both inputs J and K.

When $\overline{\text{CK}}$ is high, the J and K signals can be read. When $\overline{\text{CK}}$ changes from high-level to low-level, the signals just

PIN CONFIGURATION (TOP VIEW)




previously input at J and K appear at outputs Q and $\overline{\text{Q}}$ in accordance with the function table given. When $\overline{\text{R}}_D$ is low, Q and $\overline{\text{Q}}$ will become low and high respectively, irrespective of other inputs. When used as a J-K flip flop, $\overline{\text{R}}_D$ should be maintained at high-level.

A unit, the M74HC107, having the same functions and electrical characteristics as the M74HC73 is also available.

This offers easy mounting with pins 7 and 14 being GND and V_{CC} respectively.

LOGIC DIAGRAM (EACH FLIP FLOP)



DUAL J-K FLIP-FLOP WITH RESET

FUNCTION TABLE (Note 1)

Inputs				Outputs	
$\overline{R_D}$	\overline{CK}	J	K	Q	\overline{Q}
L	X	X	X	L	H
H	↓	L	L	Q^0	\overline{Q}^0
H	↓	L	H	L	H
H	↓	H	L	H	L
H	↓	H	H	Toggle	
H	L	X	X	Q^0	\overline{Q}^0
H	H	X	X	Q^0	\overline{Q}^0
H	↑	X	X	Q^0	\overline{Q}^0

Note 1 : ↑ : Change from low to high
 ↓ : Change from high to low
 X : Irrelevant
 Q^0 : Output state Q before clock input changed
 \overline{Q}^0 : Output state \overline{Q} before clock input changed
 Toggle : Inversion state before clock input changed

ABSOLUTE MAXIMUM RATINGS ($T_a = -40 \sim +85^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V_{CC}	Supply voltage		$-0.5 \sim +7.0$	V
V_I	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
V_O	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
I_{IK}	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
I_{OK}	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
I_O	Output current per output pin		± 25	mA
I_{CC}	Supply/GND current	V_{CC}, GND	± 50	mA
P_d	Power dissipation	(Note 2)	500	mW
T_{stg}	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC73FP, $T_a = -40 \sim +60^\circ\text{C}$ and $T_a = 60 \sim 85^\circ\text{C}$ are derated at $-6\text{mW}/^\circ\text{C}$.
 M74HC73DP, $T_a = -40 \sim +50^\circ\text{C}$ and $T_a = 50 \sim 85^\circ\text{C}$ are derated at $-5\text{mW}/^\circ\text{C}$.

DUAL J-K FLIP-FLOP WITH RESET

RECOMMENDED OPERATING CONDITIONS ($T_a = -40 \sim +85^\circ\text{C}$)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	2		6	V
V_i	Input voltage	0		V_{CC}	V
V_O	Output voltage	0		V_{CC}	V
T_{opr}	Operating temperature range	-40		+85	$^\circ\text{C}$
t_r, t_f	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40 \sim +85 $^\circ\text{C}$		
				Min	Typ	Max	Min		Max
V_{IH}	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O = 20\mu\text{A}$	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V_{IL}	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O = 20\mu\text{A}$	2.0			0.5	0.5	V	
			4.5			1.35	1.35		
			6.0			1.8	1.8		
V_{OH}	High-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9		1.9	V	
			$I_{OH} = -20\mu\text{A}$	4.5	4.4		4.4		
			$I_{OH} = -20\mu\text{A}$	6.0	5.9		5.9		
			$I_{OH} = -4.0\text{mA}$	4.5	4.18		4.13		
			$I_{OH} = -5.2\text{mA}$	6.0	5.68		5.63		
V_{OL}	Low-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0		0.1	0.1	V	
			$I_{OL} = 20\mu\text{A}$	4.5		0.1	0.1		
			$I_{OL} = 20\mu\text{A}$	6.0		0.1	0.1		
			$I_{OL} = 4.0\text{mA}$	4.5		0.26	0.33		
			$I_{OL} = 5.2\text{mA}$	6.0		0.26	0.33		
I_{IH}	High-level input current	$V_i = 6\text{V}$	6.0		0.1	1.0	μA		
I_{IL}	Low-level input current	$V_i = 0\text{V}$	6.0		-0.1	-1.0	μA		
I_{CC}	Quiescent supply current	$V_i = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0		2.0	20.0	μA		

MITSUBISHI HIGH SPEED CMOS
M74HC73P/FP/DP

DUAL J-K FLIP-FLOP WITH RESET

SWITCHING CHARACTERISTICS ($V_{CC} = 5V, T_a = 25^\circ C$)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f_{max}	Maximum clock frequency	$C_L = 15pF$ (Note 4)	30			MHz
t_{TLH}	Low-level to high-level and high-level to low-level				10	ns
t_{THL}	output transition time				10	ns
t_{PLH}	Low-level to high-level and high-level to low-level				28	ns
t_{PHL}	output propagation time ($\overline{CK} - Q, \overline{Q}$)				28	ns
t_{PLH}	Low-level to high-level and high-level to low-level				34	ns
t_{PHL}	output propagation time ($\overline{R_D} - Q, \overline{Q}$)				34	ns

SWITCHING CHARACTERISTICS ($V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$)

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
f_{max}	Maximum clock frequency	$C_L = 50pF$ (Note 4)	2.0	5			4		MHz
			4.5	27			21		
			6.0	31			24		
t_{TLH}	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t_{THL}	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t_{PLH}	Low-level to high-level and high-level to low-level	2.0			160		195	ns	
		4.5			32		39		
		6.0			28		34		
t_{PHL}	output propagation time ($\overline{CK} - Q, \overline{Q}$)	2.0			160		195	ns	
		4.5			32		39		
		6.0			28		34		
t_{PLH}	Low-level to high-level and high-level to low-level	2.0			195		235	ns	
		4.5			39		47		
		6.0			34		40		
t_{PHL}	output propagation time ($\overline{R_D} - Q, \overline{Q}$)	2.0			195		235	ns	
		4.5			39		47		
		6.0			34		40		
C_I	Input capacitance				10		10	pF	
C_{PD}	Power dissipation capacitance (Note 3)			52				pF	


Note 3 : C_{PD} is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip flop)
The power dissipated during operation under no-load conditions is calculated using the following formula:
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

TIMING REQUIREMENTS ($V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$)

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
t_w	$\overline{CK}, \overline{R_D}$ pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
t_{su}	J, K setup time with respect to \overline{CK}		2.0	100			125		ns
			4.5	20			25		
			6.0	17			21		
t_h	J, K hold time with respect to \overline{CK}		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		
t_{rec}	$\overline{R_D}$ recovery time with respect to \overline{CK}	2.0	100			125		ns	
		4.5	20			25			
		6.0	17			21			


DUAL J-K FLIP-FLOP WITH RESET

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%): $t_r = 6\text{ns}$, $t_f = 6\text{ns}$
- (2) The capacitance C_L includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



MITSUBISHI HIGH SPEED CMOS
PACKAGE OUTLINES




6249827 MITSUBISHI (DGTL LOGIC)

91D 12849

D T-90-20




TYPE 14P4 14-PIN MOLDED PLASTIC DIP

Dimension in mm



TYPE 16P4 16-PIN MOLDED PLASTIC DIP



Dimension in mm



MITSUBISHI HIGH SPEED CMOS
PACKAGE OUTLINES

6249827 MITSUBISHI (DGTL LOGIC)

91D 12850 D.T-90-20



2933

G-02

1-52







MITSUBISHI ELECTRIC CO. TOKYO, JAPAN



MITSUBISHI HIGH SPEED CMOS
PACKAGE OUTLINES

6249827 MITSUBISHI (DGTL LOGIC)

91D 12851 D T-90.20







MITSUBISHI HIGH SPEED CMOS
PACKAGE OUTLINES

6249827 MITSUBISHI (DGTL LOGIC)

91D 12854 D T-90-20

