

SN54HCT573, SN74HCT573 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

D2804, MARCH 1984 - REVISED SEPTEMBER 1987

- Inputs are TTL-Voltage Compatible
- High-Current 3-State Output Drive Bus-Lines Directly or Up to 15 LSTTL Loads
- Bus-Structured Pinout
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These 8-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches are transparent D-type latches. While the enable (C) is high the outputs (Q) will respond to the data (D) inputs. When the enable is taken low the outputs will be latched to retain the data that was set up.

An output-control (\overline{OC}) input can be used to place the eight outputs in either a normal logic state (high or low levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.


An output control (\overline{OC}) does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs re in the high-impedance state.

The SN54HCT573 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74HCT573 is characterized for operation from -40°C to 85°C .

SN54HCT573 . . . J PACKAGE
SN74HCT573 . . . DW OR N PACKAGE
(TOP VIEW)



SN54HCT573 . . . FK PACKAGE
(TOP VIEW)



FUNCTION TABLE
(EACH LATCH)

INPUTS			OUTPUT
ENABLE			Q
\overline{OC}	C	D	
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

2

HCMOS Devices

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1984, Texas Instruments Incorporated

2-507


SN54HCT573, SN74HCT573
OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic symbol (positive logic)



2 HCMOS Devices

absolute maximum ratings over operating free-air temperature range†

Supply voltage, V_{CC}	-0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 35 mA
Continuous current through V_{CC} or GND pins	± 70 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package	300°C
Lead temperature 1,6 mm (1/16 in) from case for 10 s: DW or N package	260°C
Storage temperature range	-65°C to 150°C

†Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SN54HCT573, SN74HCT573 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

recommended operating conditions

	SN54HCT573			SN74HCT573			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH} High-level input voltage	V _{CC} = 4.5 V to 5.5 V			2			V
V _{IL} Low-level input voltage	V _{CC} = 4.5 V to 5.5 V			0			V
V _I Input voltage	0			V _{CC}			V
V _O Output voltage	0			V _{CC}			V
t _t Input transition (rise and fall) times	0			500			ns
T _A Operating free-air temperature	-55			125			°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25 °C		SN54HCT573		SN74HCT573		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	
V _{OH}	V _I = V _{IH} or V _{IL} , I _{OH} = -20 μA	4.5 V	4.4	4.499	4.4		4.4		V
	V _I = V _{IH} or V _{IL} , I _{OH} = -6 mA	4.5 V	3.98	4.30	3.7		3.84		
V _{OL}	V _I = V _{IH} or V _{IL} , I _{OL} = 20 μA	4.5 V	0.001		0.1		0.1		V
	V _I = V _{IH} or V _{IL} , I _{OL} = 6 mA	4.5 V	0.17		0.26		0.4		
I _I	V _I = V _{CC} or 0	5.5 V	±0.1		±100		±1000		nA
I _{OZ}	V _O = V _{CC} or 0	5.5 V	±0.01		±0.5		±10		μA
I _{CC}	V _I = V _{CC} or 0, I _O = 0	5.5 V	8		160		80		μA
ΔI _{CC} [†]	One input at 0.5 V or 2.4 V Other inputs at 0 V or V _{CC}	5.5 V	1.4		2.4		3		mA
C _i		4.5 to 5.5 V	3		10		10		pF

[†]This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

	V _{CC}	T _A = 25 °C		SN54HCT573		SN74HCT573		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _w Pulse duration, C high	4.5 V	20		30		25		ns
	5.5 V	17		27		23		
t _{su} Setup time, data before enable C _‡	4.5 V	10		15		13		ns
	5.5 V	9		14		12		
t _h Hold time, data after enable C _‡	4.5 V	5		5		5		ns
	5.5 V	5		5		5		

2

HCMS Devices

SN54HCT573, SN74HCT573
OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50$ pF (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC}	$T_A = 25^\circ\text{C}$			SN54HCT573		SN74HCT573		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{pd}	D	Q	4.5 V		25	35		53		44	ns
			5.5 V		21	32		48		40	
t_{pd}	C	Any Q	4.5 V		28	35		53		44	ns
			5.5 V		25	32		48		40	
t_{en}	\overline{OC}	Any Q	4.5 V		26	35		53		44	ns
			5.5 V		23	32		48		40	
t_{dis}	\overline{OC}	Any Q	4.5 V		23	35		53		44	ns
			5.5 V		22	32		48		40	
t_t		Any Q	4.5 V		9	12		18		15	ns
			5.5 V		9	11		16		14	

C_{pd}	Power dissipation capacitance per latch	No load, $T_A = 25^\circ\text{C}$	50 pF typ
----------	---	-----------------------------------	-----------

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 150$ pF (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC}	$T_A = 25^\circ\text{C}$			SN54HCT573		SN74HCT573		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{pd}	D	Q	4.5 V		32	52		79		65	ns
			5.5 V		27	47		71		59	
t_{pd}	C	Any Q	4.5 V		38	52		79		65	ns
			5.5 V		36	47		71		59	
t_{en}	\overline{OC}	Any Q	4.5 V		33	52		79		65	ns
			5.5 V		28	47		71		59	
t_t		Any Q	4.5 V		18	42		63		53	ns
			5.5 V		16	38		57		48	

C_{pd}	Power dissipation capacitance per latch	No load, $T_A = 25^\circ\text{C}$	50 pF typ
----------	---	-----------------------------------	-----------

Note 1: Load circuits and voltage waveforms are shown in Section 1.