
- Standard '245-Type Pinout
- 5-Ω Switch Connection Between Two Ports
- Isolation Under Power-Off Conditions
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Shrink Small-Outline (DB, DBQ), Thin Very Small-Outline (DGV), Small-Outline (DW), and Thin Shrink Small-Outline (PW) Packages

DB, DBQ, DGV, DW, OR PW PACKAGE (TOP VIEW)



NC - No internal connection

description

The SN74CBTLV3245A provides eight bits of high-speed bus switching in a standard '245 device pinout. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device is organized as one 8-bit switch. When output enable (\overline{OE}) is low, the 8-bit bus switch is on, and port A is connected to port B. When \overline{OE} is high, the switch is open, and the high-impedance state exists between the two ports.


To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74CBTLV3245A is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

INPUT OE	FUNCTION
L	A port = B port
Н	Disconnect

logic diagram (positive logic)






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



simplified schematic, each FET switch



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Continuous channel current	128 mA
Input clamp current, I _{IK} (V _{I/O} < 0)	
Package thermal impedance, θ _{JA} (see Note 2): DI	B package 70°C/W
DI	BQ package 68°C/W
Do	GV package 92°C/W
D'	W package 58°C/W
PI	W package 83°C/W
Storage temperature range, T _{sta}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
Vcc	Supply voltage	2.3	3.6	V
\/	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		\/
VIH	High-level control input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		v
\/	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	Т	0.7	V
VIL	Low-level control input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	Т	0.8	V
TA	Operating free-air temperature	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



^{2.} The package thermal impedance is calculated in accordance with JESD 51.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAI	RAMETER		TEST CONDITIONS			TYP†	MAX	UNIT
\/	Control inputs	V 2.V	l. 40 m A				-1.2	V
VIK	Data inputs	VCC = 3 V,	I _I = –18 mA				-0.8	V
lį		V _{CC} = 3.6 V,	$V_I = V_{CC}$ or GND				±60	μΑ
l _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 3.6 V				40	μΑ
Icc		$V_{CC} = 3.6 \text{ V},$	I _O = 0,	$V_I = V_{CC}$ or GND			20	μΑ
∆l _{CC} ‡	Control inputs	$V_{CC} = 3.6 \text{ V},$	One input at 3 V,	Other inputs at V _{CC} or GND			300	μΑ
Ci	Control inputs	V _I = 3 V or 0				4		pF
C _{io(OFF}	F)	$V_0 = 3 \text{ V or } 0,$	OE = VCC			9		pF
			V _I = 0	I _O = 64 mA		5	8	
		$V_{CC} = 2.3 \text{ V},$ TYP at $V_{CC} = 2.5 \text{ V}$	V = 0	I _O = 24 mA		5	8	
ron§			V _I = 1.7 V,	I _O = 15 mA		27	40	Ω
lona			V _I = 0	I _O = 64 mA		5	7	52
		V _{CC} = 3 V	v = 0	I _O = 24 mA		5	7	
			V _I = 2.4 V,	I _O = 15 mA		10	15	

 $[\]dagger$ All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =	2.5 V 2 V	V _{CC} =	UNIT	
	(INI OT)	(0011 01)	MIN	MAX	MIN	MAX	
$t_{pd} \P$	A or B	B or A		0.15		0.25	ns
t _{en}	ŌE	A or B	1	6	1	4.7	ns
^t dis	ŌĒ	A or B	1	6.1	1	6.4	ns


The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).



[†] This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

[§] Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \ \Omega$, $t_f \leq$ 2 ns. $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. tpzL and tpzH are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. $\,$ tpzL and tpzH are the same as $t_{\mbox{\footnotesize en}}.$
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated

* Texas Instruments	THE WORLD LEADER IN DSP AND ANALOG	
Products	Development Tools Applications	▼
Search	□ Advanced Search □ TI Home □ TI&ME □ Employm □ Tech Support □ Comments □ Site Map □ TI Globa	

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS |
PRICING/AVAILABILITY | SAMPLES |
APPLICATION NOTES | RELATED DOCUMENTS

PRODUCT SUPPORT: TRAINING

SN74CBTLV3245A, Low-Voltage Octal FET Bus Switch

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN74CBTLV3245A		
Voltage Nodes (V)	3.3, 2.5		
Vcc range (V)	2.3 to 3.6		
No. of Bits	8		
ron(max) (ohms)	7		
tpd(max) (ns)	0.25		

FEATURES <u>Back to Top</u>

- Standard '245-Type Pinout
- 5- Ω Switch Connection Between Two Ports
- Isolation Under Power Off Conditions
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Shrink Small-Outline (DB, DBQ), Thin Very Small-Outline (DGV),
 Small-Outline (DW), and Thin Shrink Small-Outline (PW) Packages

DESCRIPTIONABack to Top

The SN74CBTLV3245A provides eight bits of high-speed bus switching in a standard '245 device pinout. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device is organized as one 8-bit switch. When output enable (OE\) is low, the 8-bit bus switch is on, and port A is connected to port B. When OE\ is high, the switch is open, and the high-impedance state exists between the two ports.

To ensure the high-impedance state during power up or power down, OE\ should be tied to $V_{\rm CC}$ through a pullup resistor; the minimum value of the resistor is determined by the current-

sinking capability of the driver.

The SN74CBTLV3245A is characterized for operation from -40°C to 85°C.

TECHNICAL DOCUMENTS

■Back to Top

To view the following documents, <u>Acrobat Reader 3.x</u> is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET Back to Top

Full datasheet in Acrobat PDF: scds034i.pdf (85 KB) (Updated: 05/10/2000)

Full datasheet in Zipped PostScript: scds034i.psz (83 KB)

APPLICATION NOTES

Back to Top

View Application Reports for Digital Logic

- 5-V To 3.3-V Translation With The SN74CBTD3384 (SCDA003B Updated: 03/01/1997)
- Low-Voltage Bus-Switch Technology And Applications (SCDA005 Updated: 12/01/1997)
- <u>SN74CBTS3384 Bus Switches Provide Fast Connection And Ensure Isolation</u> (SCDA002A Updated: 08/01/1996)
- <u>TI Logic Solutions for Memory Interleaving With the Intel440BX Chipset</u> (SCCA001 Updated: 04/08/1999)
- Texas Instruments Crossbar Switches (SCDA001A Updated: 06/01/1995)
- <u>Texas Instruments Solution for Undershoot Protection for Bus Switches</u> (SCDA007 Updated: 04/13/2000)

RELATED DOCUMENTS

Back to Top

- <u>Documentation Rules (SAP) And Ordering Information</u> (SZZU001B, 4 KB Updated: 05/06/1999)
- Logic Selection Guide Second Half 2000 (SDYU001N, 5035 KB Updated: 04/17/2000)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (SCAU001A, 850 KB Updated: 03/01/1996)

SAMPLES Back to Top

ORDERABLE DEVICE	<u>PACKAGE</u>	<u>PINS</u>	TEMP (°C)	<u>STATUS</u>	<u>SAMPLES</u>
SN74CBTLV3245ADBQR	<u>DBQ</u>	20	-40 TO 85	ACTIVE	Request Samples
SN74CBTLV3245ADWR	<u>DW</u>	20	-40 TO 85	ACTIVE	Request Samples
SN74CBTLV3245APWR	<u>PW</u>	20	-40 TO 85	ACTIVE	Request Samples

PRICING/AVAILABILITY

ORDERABLE DEVICE	<u>PACKAGE</u>	<u>PINS</u>	<u>TEMP</u> (°C)	<u>STATUS</u>	BUDGETARY PRICE US\$/UNIT OTY=1000+	PACK QTY	PRICING/AVAILABILITY
SN74CBTLV3245ADBQR	<u>DBQ</u>	20	-40 TO 85	ACTIVE	1.17	2500	Check stock or order
SN74CBTLV3245ADGVR	<u>DGV</u>	20	-40 TO 85	ACTIVE	1.17	2000	Check stock or order
			-40 TO				

3 of 3

SN74CBTLV3245ADW	<u>DW</u>	20	85	ACTIVE	1.00	25	Check stock or order
SN74CBTLV3245ADWR	<u>DW</u>	20	-40 TO 85	ACTIVE	1.00	2000	Check stock or order
SN74CBTLV3245APWR	<u>PW</u>	20	-40 TO 85	ACTIVE	1.00	2000	Check stock or order

Table Data Updated on: 11/15/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. <u>Trademarks | Privacy Policy | Important Notice</u>