

**PRELIMINARY**  
 Notice: This is not a final Specification. Some parametric limits are subject to change.

# MITSUBISHI HIGH SPEED CMOS M74HC4052P/FP/DP

## DUAL 4-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

### DESCRIPTION

The M74HC4052 is a semiconductor integrated circuit consisting of two multiplexer/demultiplexers capable of selecting between 4 analog switches with 2-input digital signal.

### FEATURES

- Low on-state resistance
- High off-state resistance: more than  $10^9 \Omega$ , typ.
- Excellent conductance linearity
- Enable input
- High-speed: 28ns typ. ( $C_L = 50\text{pF}$ ,  $V_{CC} = 4.5\text{V}$ ,  $V_{EE} = \text{GND}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$ , max ( $V_{CC} = 5\text{V}$ ,  $V_{EE} = \text{GND}$ ,  $T_a = 25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC} = 4.5\text{V}$ ,  $6\text{V}$ )
- Wide operating voltage range:  $V_{CC} - V_{EE} = 2 \sim 12\text{V}$   
 $V_{CC} - \text{GND} = 2 \sim 12\text{V}$
- Wide operating temperature range:  $T_a = -40 \sim +85^\circ\text{C}$

### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC4052 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the LSTTL.

When a two-bit binary code is applied at control inputs A and B, the impedance between common pin X and the selected channel X0 through X3 will become low, and the other channels will become high-impedance state. The impedance between common pin Y and channels Y0 through Y3 is controlled in the same way. In this case, when enable input  $\bar{E}$  is high, all channels X0 through X3 and Y0 through Y3 will become high-impedance state, irrespective of other inputs.

### PIN CONFIGURATION (TOP VIEW)




Analog signals of amplitude  $V_{CC} - V_{EE}$  greater than logic amplitude  $V_{CC} - \text{GND}$  at A and B can be switched.

### FUNCTION TABLE (Note 1)

Enable input	Control inputs		Switch between channel input/output and common pin			
			X0, Y0	X1, Y1	X2, Y2	X3, Y3
$\bar{E}$	B	A	X0, Y0	X1, Y1	X2, Y2	X3, Y3
L	L	L	ON	OFF	OFF	OFF
L	L	H	OFF	ON	OFF	OFF
L	H	L	OFF	OFF	ON	OFF
L	H	H	OFF	OFF	OFF	ON
H	X	X	OFF	OFF	OFF	OFF

Note 1 : X : Irrelevant  
 ON : Impedance between  $X_n$  and X, and between  $Y_n$  and Y is low. (n : 0~3)  
 OFF : Impedance between  $X_n$  and X, and between  $Y_n$  and Y is high. (n : 0~3)

### LOGIC DIAGRAM



DUAL 4-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_{EE}$			$-7.0 \sim +0.5$	V
$V_i$	Input voltage	Control inputs, enable inputs	$-0.5 \sim V_{CC} + 0.5$	V
$V_{i/O}$		I/O channels, common pins	$V_{EE} - 0.5 \sim V_{CC} + 0.5$	
$V_o$	Output voltage		$\pm 0.5$	V
			$V_{EE} - 0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
$I_o$	Output current per gate		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC4052FP,  $T_a = -40 \sim +70^\circ\text{C}$  and  $T_a = 70 \sim 85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC4052DP,  $T_a = -40 \sim +50^\circ\text{C}$  and  $T_a = 50 \sim 85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2.0		6.0	V
$V_{EE}$		0		-6.0	
$V_i$	Input voltage	Control input, enable input	0	$V_{CC}$	V
		Channel input/output, common pin	$V_{EE}$	$V_{CC}$	
$V_o$	Output voltage	$V_{EE}$		$V_{CC}$	V
$T_{opr}$	Ambient operating temperature	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit		
					25 $^\circ\text{C}$		$-40 \sim +85^\circ\text{C}$			
			$V_{EE}(V)$	$V_{CC}(V)$	Min	Typ	Max		Min	Max
$V_{IH}$	High-level input voltage	Refer to $R_{ON}$ specification	-	2.0	1.5			1.5		V
			-	4.5	3.15			3.15		
			-	6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	Refer to $R_{ON}$ specification	-	2.0				0.5	0.5	V
			-	4.5				1.35	1.35	
			-	6.0				1.8	1.8	
$R_{ON}$	On-state resistance	$V_i = V_{IH}, V_{iL}, I_S = 0.1\text{mA}$ $V_{IS} = GND \sim V_{CC}$ (Test circuit 1)	GND	4.5				170	215	$\Omega$
			-4.5	4.5				85	106	
			-6.0	6.0				50	63	
		$V_i = V_{IH}, V_{iL}, I_S = 0.1\text{mA}$ $V_{IS} = GND, V_{CC}$ (Test circuit 1)	GND	2.0					106	$\Omega$
			GND	4.5					78	
			-4.5	4.5					63	
-6.0	6.0						47			
$\Delta R_{ON}$	On-state resistance variation (switch-to-switch in the same package)	$V_i = V_{IH}, V_{iL}$ $V_{IS} = GND \sim V_{CC}$	GND	4.5					$\Omega$	
			-4.5	4.5						
			-6.0	6.0						
$I_{Z(OFF)}$	Switch-off leakage current	$V_i = V_{IH}, V_{iL}, V_{IS} = GND, V_{CC}$ $V_{OS} = V_{CC}, GND$	GND	6.0				$\pm 0.1$	$\pm 1.0$	$\mu\text{A}$
			-6.0	6.0				$\pm 0.2$	$\pm 2.0$	
$I_{Z(ON)}$	Switch-on leakage current	$V_i = V_{IH}, V_{iL}, V_{IS} = GND, V_{CC}$	GND	6.0				$\pm 0.2$	$\pm 2.0$	$\mu\text{A}$
			-6.0	6.0				$\pm 0.4$	$\pm 4.0$	
$I_{IH}$	High-level input current	$V_i = 6V$	-	6.0				0.1	1.0	$\mu\text{A}$
$I_{iL}$	Low-level input current	$V_i = 0V$	-	6.0				-0.1	-1.0	$\mu\text{A}$
$I_{CC}$	Quiescent power dissipation	$V_i = V_{CC}, GND, I_o = 0\mu\text{A}$	GND	6.0				4.0	40.0	$\mu\text{A}$
			-6.0	6.0				8.0	80.0	

DUAL 4-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 2~6V, T<sub>a</sub> = -40~+85°C)


Symbol	Parameter	Test conditions	Limits					Unit		
					25°C		-40~+85°C			
			V <sub>EE</sub> (V)	V <sub>CC</sub> (V)	Min	Typ	Max		Min	Max
f <sub>max</sub>	Maximum propagation frequency R <sub>L</sub> = 1kΩ, V <sub>IS</sub> = 1.6VRMS	C <sub>L</sub> = 50pF (Test circuit 2)	-4.5	4.5						MHz
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (X0~X3-X, X-X0~X3) (Y0~Y3-Y, Y-Y0~Y3)	R <sub>L</sub> = 1kΩ C <sub>L</sub> = 50pF (Test circuit 3)	GND	2.0			60		75	ns
t <sub>PHL</sub>			GND	4.5			12		15	
			-4.5	4.5						
			-6.0	6.0						
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (A, B-X, Y)	R <sub>L</sub> = 1kΩ C <sub>L</sub> = 50pF (Test circuit 8)	GND	2.0			370		465	ns
			GND	4.5			74		93	
			-4.5	4.5						
			-6.0	6.0						
t <sub>PHL</sub>			GND	2.0			370		465	ns
			GND	4.5			74		93	
			-4.5	4.5						
			-6.0	6.0						
t <sub>PLZ</sub>	Low-level and high-level output disable time (A, B-X0~X3, Y0~Y3)	R <sub>L</sub> = 1kΩ C <sub>L</sub> = 50pF (Test circuit 4)	GND	2.0			290		365	ns
			GND	4.5			58		73	
			-4.5	4.5						
			-6.0	6.0						
t <sub>PHZ</sub>	(E-X, X0~X3, Y, Y0~Y3)		GND	2.0			290		365	ns
			GND	4.5			58		73	
			-4.5	4.5						
			-6.0	6.0						
t <sub>PZL</sub>	Low-level and high-level output enable time (A, B-X0~X3, Y0~Y3)		GND	2.0			345		435	ns
			GND	4.5			69		87	
			-4.5	4.5						
			-6.0	6.0						
t <sub>PZH</sub>	(E-X, X0~X3, Y, Y0~Y3)		GND	2.0			345		435	ns
			GND	4.5			69		87	
			-4.5	4.5						
			-6.0	6.0						
	Sine wave propagation distortion	V <sub>IS</sub> = 1.6VRMS R <sub>L</sub> = 10kΩ (Test circuit 5)	-4.5	4.5						%
	Feedthrough (switch off)	V <sub>IS</sub> = 1.6VRMS R <sub>L</sub> = 10kΩ C <sub>L</sub> = 50pF (Test circuit 2)	-4.5	4.5						MHz
	Crosstalk (control input, enable input-to-switch outputs)	R <sub>L</sub> = 10kΩ R <sub>I</sub> = 1kΩ C <sub>L</sub> = 50pF (Test circuit 6)	-4.5	4.5						mV <sub>p-p</sub>
	Crosstalk (switch-to-switch)	R <sub>L</sub> = 1kΩ, C <sub>L</sub> = 50pF (Test circuit 7)	-4.5	4.5						MHz
C <sub>i</sub>	Input capacitance	Control input					10		10	pF
		Channel input/output								
		Common pin								
C <sub>i</sub>	Feedthrough capacitance								pF	
C <sub>PD</sub>	Power dissipation capacitance (Note 2)									pF

Note 2 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions.  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
P<sub>D</sub> = C<sub>PD</sub> · V<sub>CC</sub><sup>2</sup> · f<sub>1</sub> + I<sub>CC</sub> · V<sub>CC</sub>

DUAL 4-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER


Test Circuit

1. On-state resistance




$$R_{ON} = \frac{V_{I-o}}{10^{-4}} (\Omega)$$


2. Maximum propagation frequency, fieldthrough (switch off)




3. Low-level to high-level and high-level to low-level propagation time




4. Low-level to high-level and high-level to low-level output propagation time, output enable, disable time




5. Sine wave propagation distortion




6. Crosstalk (control input, enable input)



7. Crosstalk (switch-to-switch)







8. Low-level to high-level and high-level to low-level propagation time



DUAL 4-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

TIMING DIAGRAM



**MITSUBISHI HIGH SPEED CMOS  
PACKAGE OUTLINES**




6249827 MITSUBISHI (DGTL LOGIC)

91D 12849

D T-90-20




**TYPE 14P4 14-PIN MOLDED PLASTIC DIP**

Dimension in mm



**TYPE 16P4 16-PIN MOLDED PLASTIC DIP**



Dimension in mm



MITSUBISHI HIGH SPEED CMOS  
**PACKAGE OUTLINES**

6249827 MITSUBISHI (DGTL LOGIC)

91D 12850 D.T-90-20



2933

G-02

1-52



MITSUBISHI ELECTRIC CO. TOKYO, JAPAN



MITSUBISHI HIGH SPEED CMOS  
PACKAGE OUTLINES

6249827 MITSUBISHI (DGTL LOGIC)

91D 12851 D T-90.20



TYPE 14P2N 14PIN MOLDED PLASTIC SOP

Dimension in mm



TYPE 16P2N 16PIN MOLDED PLASTIC SOP


Dimension in mm






TYPE 20P2N 20PIN MOLDED PLASTIC SOP

Dimension in mm





TYPE 24P2 24PIN MOLDED PLASTIC SOP

Dimension in mm



6249827 MITSUBISHI (DGTL LOGIC)


91D 12853 D T90-20



MITSUBISHI HIGH SPEED CMOS  
PACKAGE OUTLINES

6249827 MITSUBISHI (DGTL LOGIC)

91D 12854 D T-90-20



Vertical text on the left margin.