

Dual SPST, Quad SPST, CMOS RF/Video Switches

August 1997

Features

- $t_{DS(ON)}$ <75ns
- Switch Attenuation Varies Less Than 3dB From DC to 100MHz
- "OFF" Isolation at 10MHz (Typ) >70dB
- Cross Coupling Isolation at 10MHz >60dB
- Compatible With TTL, CMOS Logic
- Wide Operating Power Supply Range
- Power Supply Current <1µA
- "Break-Before-Make" Switching
- Fast Switching (Typ) 80ns/150ns

Applications

- Video Switch
- Communications Equipment
- Disk Drives
- Instrumentation
- CATV

Description

The IH5341 (IH5352) is a dual (quad) SPST, CMOS monolithic switch which uses a "Series/Shunt" ("T" switch) configuration to obtain high "OFF" isolation while maintaining good frequency response in the "ON" condition.

Construction of remote and portable video equipment with extended battery life is facilitated by the extremely low current requirements. Switching speeds are typically $t_{ON} = 150ns$ and $t_{OFF} = 80ns$. "Break-Before-Make" switching is guaranteed.


Switch "ON" resistance is typically 40Ω - 50Ω with ±15V power supplies, increasing to typically 175Ω for ±5V supplies.

Ordering Information


PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
IH5341CPD	0 to 70	14 Ld PDIP	E14.3
IH5341ITW	-25 to 85	10 Pin Metal Can (TO-100)	T10.B
IH5341MTW	-55 to 125	10 Pin Metal Can (TO-100)	T10.B
IH5341MTW/883B	-55 to 125	10 Pin Metal Can (TO-100)	T10.B
IH5352CPE	0 to 70	16 Ld PDIP	E16.3
IH5352JE	-25 to 85	16 Ld CERDIP	F16.3
IH5352MJE	-55 to 125	16 Ld CERDIP	F16.3
IH5352MJE/883B	-55 to 125	16 Ld CERDIP	F16.3
IH5352CBP	0 to 70	20 Ld SOIC	M20.3
IH5352IBP	-25 to 85	20 Ld SOIC	M20.3

Pinouts


IH5341 (PDIP) TOP VIEW




IH5341 (METAL CAN) TOP VIEW



IH5352 (CERDIP, PDIP) TOP VIEW




IH5352 (SOIC) TOP VIEW



13 SWITCHES


IH5341, IH5352

Functional Block Diagrams



Switches are open for a logic "0" control input, and closed for a logic "1" control input.

Schematic Diagram ($1/2$ IH5341, $1/4$ IH5352)



Absolute Maximum Ratings

V+ to Ground	+18V
V- to Ground	-18V
V _L to Ground	V+ to V-
Logic Control Voltage	V+ to V-
Analog Input Voltage	V+ to V-
Current (Any Terminal)	50mA

Thermal Information

Thermal Resistance (Typical, Note 1)	θ_{JA} (°C/W)	θ_{JC} (°C/W)
CERDIP Package	75	18
Metal Can Package	160	75
SOIC Package	90	N/A
14 Ld PDIP Package	100	N/A
16 Ld PDIP Package	90	N/A
Maximum Junction Temperature (Ceramic Packages)	175°C	
Maximum Junction Temperature (Plastic Packages)	150°C	
Maximum Storage Temperature	-65°C to 150°C	
Maximum Lead Temperature (Soldering, 10s)	300°C (SOIC - Lead Tips Only)	

Operating Conditions

Temperature Ranges	
(M Version)	-55°C to 125°C
(I Version)	-25°C to 85°C
(C Version)	0°C to 70°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

- θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications V+ = +15V, V_L = +5V, V- = -15V, T_A = 25°C Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	(NOTE 2) TYP	M GRADE DEVICE			I/C GRADE DEVICE			UNITS
			-55°C	25°C	125°C	-25°C/ 0°C	25°C	85°C/ 70°C	
DC CHARACTERISTICS									
Supply Voltage Ranges	(Note 4)								
Positive Supply, V+		5 to 15	-	-	-	-	-	-	V
Logic Supply, V _L		5 to 15	-	-	-	-	-	-	V
Negative Supply, V-		-5 to -15	-	-	-	-	-	-	V
Switch "ON" Resistance, r _{DS(ON)}	V _D = ±5V, I _S = 10mA, V _{IN} ≥ 2.4V (Note 5)	50	75	75	100	75	75	100	Ω
	V _D = ±10V, I _S = 10mA, V _{IN} ≥ 2.4V (Note 5)	100	125	125	175	150	150	175	Ω
Switch "ON" Resistance, r _{DS(ON)}	V+ = V _L = +5V, V _{IN} = 3V, V- = -5V, V _D = ±3V, I _S = 10mA	175	250	250	350	300	300	350	Ω
On Resistance Match Between Channels, Δr _{DS(ON)}	I _S = 10mA, V _D = ±5V	5	-	-	-	-	-	-	Ω
Logic "1" Input Voltage, V _{IH}		>2.4	-	-	-	-	-	-	V
Logic "0" Input Voltage, V _{IL}		<0.8	-	-	-	-	-	-	V
Switch "OFF" Leakage, I _{D(OFF)} or I _{S(OFF)}	V _{S/D} = ±5V or ±14V, V _{IN} ≤ 0.8V (Notes 3 and 5)	IH5341 IH5352	-	-	±0.5 50	-	±1 50	100 100	nA
Switch "ON" Leakage, I _{D(ON)} + I _{S(ON)}	V _{S/D} = ±5V, V _{IN} ≥ 2.4V	IH5341	-	-	±1 50	-	±2 100	100 100	nA
	V _{S/D} = ±14V, V _{IN} ≥ 2.4V		-	-	±1 100	-	±2 100	100 100	nA
	V _{S/D} = ±5V or ±14V, V _{IN} ≤ 0.8V	IH5352	-	-	±1 100	-	±2 100	100 100	nA
Input Logic Current, I _{IN}	V _{IN} > 2.4V or < 0V	0.1	±1	±1	10	±1	±1	10	mA
Positive Supply Quiescent Current, I+	V _{IN} = 0V or +5V	0.1	1	1	10	1	1	10	mA
Negative Supply Quiescent Current, I-	V _{IN} = 0V or +5V	0.1	1	1	10	1	1	10	μA
Logic Supply Quiescent Current, I _L	V _{IN} = 0V or +5V	0.1	1	1	10	1	1	10	μA
AC CHARACTERISTICS									
Switch "ON" Time, t _{ON}		-	-	150	300	-	-	-	ns
Switch "OFF" Time, t _{OFF}		-	-	80	150	-	-	-	ns

IH5341, IH5352

Electrical Specifications $V_+ = +15V$, $V_L = +5V$, $V_- = -15V$, $T_A = 25^\circ C$ Unless Otherwise Specified (Continued)

PARAMETER	TEST CONDITIONS	(NOTE 2) TYP	M GRADE DEVICE			I/C GRADE DEVICE			UNITS
			-55°C	25°C	125°C	-25°C/ 0°C	25°C	85°C/ 70°C	
"OFF" Isolation Rejection Ratio, OIRR		-	-	70	-	-	-	-	dB
Cross Coupling Rejection Ratio, CCRR		-	-	60	-	-	-	-	dB
Switch Attenuation 3dB Frequency, f_{3dB}		-	-	100	-	-	-	-	MHz

NOTES:

2. Typical values are not tested in production. They are given as a design aid only.
3. Positive and negative voltages applied to opposite sides of switch, in both directions successively.
4. These are the operating voltages at which the other parameters are tested, and are not directly tested.
5. The logic inputs are either greater than or equal to 2.4V or less than or equal to 0.8V, as required, for this test.

Typical Performance Curves




FIGURE 1. $r_{DS(ON)}$ vs ANALOG INPUT VOLTAGE WITH $\pm 15V$ POWER SUPPLIES




FIGURE 2. $r_{DS(ON)}$ vs ANALOG INPUT LEVEL WITH $\pm 5V$ POWER SUPPLIES




FIGURE 3. OFF ISOLATION REJECTION vs FREQUENCY (SEE FIGURE 8)




FIGURE 4. CROSS COUPLING REJECTION vs FREQUENCY (SEE FIGURE 9)

Typical Performance Curves (Continued)





FIGURE 5. TYPICAL SWITCH ATTENUATION vs FREQUENCY ($R_L = 75\Omega$, SEE FIGURE 10)

Detailed Description

Figure 6 shows the internal circuit of one channel of the IH5352. This is identical to the IH5341 "T-Switch" configuration. Here, a shunt switch is closed, and the two series switches are open when the video switch channel is open or off. This provides much better isolation between the input and output terminals than a simple series switch does, especially at high frequencies. The result is excellent off-isolation in the Video and RF frequency ranges when compared to conventional analog switches.


The control input level shifting circuitry is very similar to that of the IH5140 series of Analog Switches, and gives very high speed, guaranteed "Break-Before-Make" action, low static power consumption and TTL compatibility.



NOTE: 1 channel of 4 shown.

FIGURE 6. INTERNAL SWITCH CONFIGURATION

Test Circuits and Waveforms



NOTE: Only one channel shown. Other acts identically.

FIGURE 7A. SWITCHING TIME TEST CIRCUIT





FIGURE 7B. SWITCHING TIME WAVEFORMS

Test Circuits and Waveforms (Continued)




$V_{IN} = \pm 5V(10V_{P-P})$ at $f = 10MHz$

$$OIRR = 20 \log \frac{V_{IN}}{V_{OUT}}$$

NOTE: Only one channel shown. Other acts identically.


FIGURE 8. OFF ISOLATION TEST CIRCUIT



$V_{IN} = 225mV_{RMS}$ at $f = 10MHz$

$$CCRR = 20 \log \frac{V_{IN}}{V_{OUT}}$$

FIGURE 9. OFF ISOLATION TEST CIRCUIT



$$ATTN = 20 \log \frac{R_L}{r_{DS(ON)} + R_L}$$

Nominally, at DC, this ratio is equal to -4dB. When the attenuation reaches -1dB, the frequency at which this occurs is f_{3dB} .

NOTE: Only one channel shown. Other acts identically.


FIGURE 10. SWITCH ATTENUATION vs FREQUENCY

Typical Applications

Charge Compensation Techniques

Charge injection results from the signals out of the level translation circuit being coupled through the gate-channel and gate-source/drain capacitances to the switch inputs and outputs. This feedthrough is particularly troublesome in Sample-and-Hold or Track-and-Hold applications, as it causes a Sample (Track) to Hold offset. The IH5341 devices have a typical injected charge of 30pC-50pC (corresponding to 30mV-50mV in a 1000pF capacitor), at V_{SD} of about 0V.

This Sample (Track) to Hold offset can be compensated by bringing in a signal equal in magnitude but of the opposite polarity. The circuit of Figure 11 accomplishes this charge injection compensation by using one side of the device as a S & H (T & H) switch, and the other side as a generator of a compensating signal. The 1kΩ potentiometer allows the user to adjust the net injected charge to exactly zero for any analog voltage in the -5V to +5V range.



NOTE: Adjust pot for 0mVp-p step at V_{OUT} with no analog (AC) signal present.

FIGURE 11. CHARGE INJECTION COMPENSATION

Since individual parts are very consistent in their charge injection, it is possible to replace the potentiometer with a pair of fixed resistors, and achieve less than 5mV error for all devices without adjustment.

An alternative arrangement, using a standard TTL inverter to generate the required inversion, is shown in Figure 13. The capacitor needs to be increased, and becomes the only method of adjustment. A fixed value of 22pF is good for analog values referred to ground, while 35pF is optimum for AC coupled signals referred to -5V as shown in the figure. The choice




FIGURE 13. ALTERNATIVE COMPENSATION CIRCUIT

of -5V is based on the virtual disappearance at this analog level of the transient component of switching charge injection. This combination will lead to a virtually "glitch-free" switch.

Overvoltage Protection

If sustained operation with no supplies but with analog signals applied is possible, it is recommended that diodes (such as 1N914) be inserted in series with the supply lines to the IH5341. Such conditions can occur if these signals come from a separate power supply or another location, for example. The diodes will be reverse biased under this type of operation, preventing heavy currents from flowing from the analog source through the IH5341.

The same method of protection will provide over $\pm 25V$ overvoltage protection on the analog inputs when the supplies are present. The schematic for this connection is shown in Figure 12.




FIGURE 12. OVERVOLTAGE PROTECTION

Die Characteristics

DIE DIMENSIONS:

2388 μ m x 2515 μ m

METALLIZATION:

Type: Al
Thickness: 10k \AA \pm 1k \AA


PASSIVATION:

Type: PSG/Nitride
PSG Thickness: 7k \AA \pm 1.4k \AA
Nitride Thickness: 8k \AA \pm 1.2k \AA

WORST CASE CURRENT DENSITY:

9.1 x 10⁴ A/cm²

Metallization Mask Layout



IH5341, IH5352

Die Characteristics

DIE DIMENSIONS:

2617 μ m x 5233 μ m

METALLIZATION:

Type: Al

Thickness: 10k \AA \pm 1k \AA

PASSIVATION:

Type: PSG/Nitride

PSG Thickness: 7k \AA \pm 1.4k \AA

Nitride Thickness: 8k \AA \pm 1.2k \AA

WORST CASE CURRENT DENSITY:

9.1 x 10⁴ A/cm²

Metallization Mask Layout

