

70-MHz HIGH-SPEED AMPLIFIERS

FEATURES


- High Speed:
 - 70 MHz Bandwidth (G = 1, -3 dB)
 - 240 V/µs Slew Rate
 - 60-ns Settling Time (0.1%)
- High Output Drive, I_O = 100 mA (typ)
- Excellent Video Performance:
 - 0.1 dB Bandwidth of 30 MHz (G = 1)
 - 0.01% Differential Gain
 - 0.01° Differential Phase
- Very Low Distortion:
 - THD = -82 dBc (f = 1 MHz, R_L = 150 Ω)
 - THD = -89 dBc (f = 1 MHz, $R_1 = 1 \text{ k}\Omega$)
- Wide Range of Power Supplies:
 - V_{CC} = ± 5 V to ± 15 V
- Available in Standard SOIC, MSOP PowerPAD™, JG, or FK Packages
- Evaluation Module Available

DESCRIPTION

The THS4051 and THS4052 are general-purpose, single/dual, high-speed voltage feedback amplifiers ideal for a wide range of applications including video, communication, and imaging. The devices offer very good ac performance with 70-MHz bandwidth, 240-V/µs slew rate, and 60-ns settling time (0.1%). The THS4051/2 are stable at all gains for both inverting and non-inverting configurations. These amplifiers have a high output drive capability of 100 mA and draw only 8.5-mA supply current per channel. Excellent professional video results can be obtained with the low differential gain/phase errors of 0.01%/ 0.01° and wide 0.1-dB flatness to 30 MHz. For applications requiring low distortion, the THS4051/2 is ideally suited with total harmonic distortion of –82 dBc at 1 MHz.


	RELATED DEVICES
DEVICE	DESCRIPTION
THS4011/2	290-MHz Low Distortion High-Speed Amplifiers
THS4031/2	100-MHz Low Noise High-Speed Amplifiers
THS4081/2	175-MHz Low Power High-Speed Amplifiers

THS4051 D, DGN, AND JG PACKAGES (TOP VIEW)



NC - No internal connection


THS4052 D AND DGN[†] PACKAGES (TOP VIEW)



Cross Section View Showing PowerPAD™ Option (DGN)

[†] This device is in the Product Preview stage of development. Please contact your local TI sales office for availability.







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DLP is a registered trademark of Texas Instruments. SMBus is a trademark of Intel Corp. All other trademarks are the property of their respective owners.







CAUTION: The THS4051 and THS4052 provide ESD protection circuitry. However, permanent damage can still occur if this device is subjected to high-energy electrostatic discharges. Proper ESD precautions are recommended to avoid any performance degradation or loss of functionality.

ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE (UNLESS OTHERWISE NOTED) $^{(1)}$

Supply voltage, V _{CC}		±16.5 V
Output current, Io		150 mA
. •		
Maximum junction temperature, T _J		150°C
Operating free-air temperature, T _A :	C-suffix	0°C to 70°C
	I-suffix	40°C to 85°C
	M-suffix	–55°C to 125°C
Storage temperature, T _{stq}		65°C to 150°C
	n) from case for 10 seconds	
Lead temperature 1,6 mm (1/16 inch	n) from case for 60 seconds, JG package	300°C
Case temperature for 60 seconds, F	K package	260°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	θ JA (°C/W)	(°C/W)	T _A = 25°C POWER RATING
D	167‡	38.3	740 mW
DGN§	58.4	4.7	2.14 W
JG	119	28	1050 mW
FK	87.7	20	1375 mW

[‡] This data was taken using the JEDEC standard Low-K test PCB. For the JEDEC Proposed High-K test PCB, the θ_{JA} is 95°C/W with a power rating at $T_A = 25$ °C of 1.32 W.

RECOMMENDED OPERATING CONDITIONS

		MIN NOM	MAX	UNIT	
Supply voltage, V _{CC+} and V _{CC-}	Dual supply	±4.5	±16	.,	
	Single supply	9	32	V	
	C-suffix	0	70		
Operating free-air temperature, T _A	I-suffix	-40	85	°C	
	M-suffix	-55	125		

[§] This data was taken using 2 oz. trace and copper pad that is soldered directly to a 3 in. × 3 in. PC. For further information, refer to *Application Information* section of this data sheet.



AVAILABLE OPTIONS(1)

TA	NUMBER OF CHANNELS	PLASTIC SMALL	PLASTIC M (DGN)		CERAMIC DIP	(JG) CARRIER (FK)	
		OUTLINE† (D)	DEVICE	SYMBOL	YMBOL (JG)	(FK)	
200 1- 7000	1	THS4051CD	THS4051CDGN	ACQ	_	_	THS4051EVM
0°C to 70°C	2	THS4052CD	THS4052CDGN [‡]	ACE	_	_	THS4052EVM
400C to 050C	1	THS4051ID	THS4051IDGN	ACR	_	_	_
-40°C to 85°C	2	THS4052ID	THS4052IDGN [‡]	ACF	_	_	_
-55°C to 125°C	1	_	_	_	THS4051MJG	THS4051MFK	_

⁽¹⁾ For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

FUNCTIONAL BLOCK DIAGRAM




Figure 1. THS4051 - Single Channel





Figure 2. THS4052 - Dual Channel

T HARMONIC DISTORTION



[†] The D and DGN packages are available taped and reeled. Add an R suffix to the device type (i.e., THS4051CDGN).

[‡] This device is in the Product Preview stage of development. Please contact your local TI sales office for availability.



ELECTRICAL CHARACTERISTICS AT T_A = 25°C, V_{CC} = ± 15 V, R_L = 150 Ω (unless otherwise noted)

dynamic performance

	Dynamic performance small-signal bandwidth (-3 dB) Bandwidth for 0.1 dB flatness Full power bandwidth Slew rate‡	TEST SOMETISMST		THS40				
PARA	MEIER	TEST CONDITIONS†			TYP	MAX	UNIT	
		V _{CC} = ±15 V	Coin 4		70		N 41 1-	
	Dynamic performance small-signal bandwidth (–3 dB)	$V_{CC} = \pm 5 \text{ V}$	Gain = 1		70		MHz	
		$V_{CC} = \pm 15 \text{ V}$	Coin 2		38		N 41 1-	
DIA		$V_{CC} = \pm 5 \text{ V}$	Gain = 2		38		MHz	
BW	Dandwidth for 0.1 dD flatages	$V_{CC} = \pm 15 \text{ V}$	Gain = 1		30		MHz	
	Baridwidth for 0.1 dB flatness	V _{CC} = ±5 V	Gain = 1		30			
	Eullin and de du Sult. S	$V_{O(pp)} = 20 \text{ V}, V_{CC} = \pm 15 \text{ V}$			3.8			
	Full power bandwidths	$V_{O(pp)} = 5 \text{ V}, V_{CC} = \pm 5$	V		12.7		MHz	
SR	Slow rata†	$V_{CC} = \pm 15 \text{ V}, \qquad 20-V \text{ step},$	Gain = 5		240		1//	
SK	Siew late+	$V_{CC} = \pm 5 \text{ V}, \qquad 5-\text{V step}$	Gain = −1		200		V/μs	
	Cattling time to 0.40/	$V_{CC} = \pm 15 \text{ V}, \qquad 5-V \text{ step}$	Gain = -1		60			
	Settling time to 0.1%	$V_{CC} = \pm 5 \text{ V}, \qquad 2-\text{V step}$	Gain = -1		60		ns	
t _S	Settling time to 0.01%	$V_{CC} = \pm 15 \text{ V}, \qquad 5-V \text{ step}$	Gain = -1		130		ns	
	Jetuing unie to 0.01 /6	$V_{CC} = \pm 5 \text{ V}, \qquad 2-\text{V step}$	Gaiii = -1		140			

[†] Full range = 0°C to 70°C for C suffix and –40°C to 85°C for I suffix

noise/distortion performance

					THS40	5xC, THS	6405xI	
PARA	METER	TEST CONDITIONS†			MIN	TYP	MAX	UNIT
			V 145.V	R _L = 150 Ω		-82		
TUD	Total harmonic distortion	$V_{O(pp)} = 2 V,$ f = 1 MHz, Gain = 2	$V_{CC} = \pm 15 \text{ V}$	$R_L = 1 k\Omega$		-89		
THD			V _{CC} = ±5 V	R _L = 150 Ω		-78		dBc
				$R_L = 1 k\Omega$		-87		1
٧n	Input voltage noise	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	f = 10 kHz			14		nV/√Hz
In	Input current noise	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	f = 10 kHz			0.9		pA/√Hz
	D.W	Gain = 2,	NTSC,	V _{CC} = ±15 V		0.01%		
	Differential gain error	40 IRE modulation,	±100 IRE ramp	V _{CC} = ±5 V		0.01%		
		Gain = 2,	NTSC,	V _{CC} = ±15 V		0.01°		
	Differential phase error 40 IRE modulation,	±100 IRE ramp	V _{CC} = ±5 V		0.03°		1	
	Channel-to-channel crosstalk (THS4052 only)	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	f = 1 MHz			-57		dB

[†] Full range = 0° C to 70° C for C suffix and -40° C to 85° C for I suffix.

 $[\]ddagger$ Slew rate is measured from an output level range of 25% to 75%. § Full power bandwidth = slew rate/2 $\pi V_O(Peak)\cdot$



electrical characteristics at T_A = 25°C, V_{CC} = \pm 15 V, R_L = 150 Ω (unless otherwise noted) (continued) dc performance

		TEST CONDITIONS†			THS405xC, THS405xI			
PARA	METER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
		V 145 V D. 410	V- 140.V	T _A = 25°C	5	9		\//\/
	Once less sein	$V_{CC} = \pm 15 \text{ V}, R_L = 1 \text{ k}\Omega$ $V_O = \pm$	$V_O = \pm 10 \text{ V}$	T _A = full range	3			V/mV
	Open loop gain	$V_{CC} = \pm 5 \text{ V}, R_L = 250 \Omega$		T _A = 25°C	2.5	6		\//\//
			$V_0 = \pm 2.5 \text{ V}$	T _A = full range	2			V/mV
\/	land offert veltage	V 15V 145V		T _A = 25°C		2.5	10	\/
Vos	Input offset voltage	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$		T _A = full range			12	mV
	Offset voltage drift	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$		T _A = full range		15		μV/°C
				T _A = 25°C		2.5	6	
I _{IB}	Input bias current	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$		T _A = full range			8	μΑ
	land offer terms of	V 15V 145V		T _A = 25°C		35	250	
los	Input offset current	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$		T _A = full range			400	nA
	Offset current drift	T _A = full range				0.3		nA/°C

[†] Full range = 0°C to 70°C for C suffix and -40°C to 85°C for I suffix

input characteristics

		TEGT CONDITION	TEST SOURITIONS!				THS405xC, THS405xI			
PARAM	EIER	TEST CONDITIO	TEST CONDITIONS†			TYP	MAX	UNIT		
.,	Occasional de la contraction d	$V_{CC} = \pm 15 \text{ V}$			±13.8	±14.3		.,		
VICR	Common-mode input voltage range	V _{CC} = ±5 V				±4.3		7 V		
OMBB	Occasional and analysis of the continu	$V_{CC} = \pm 15 \text{ V},$	$V_{ICR} = \pm 12 V$	T _A = full range	70	100		dB		
CMRR	Common mode rejection ratio	$V_{CC} = \pm 5 \text{ V},$	$V_{ICR} = \pm 2.5 V$		70	100				
rį	Input resistance					1		MΩ		
Ci	Input capacitance					1.5		pF		

[†] Full range = 0° C to 70° C for C suffix and -40° C to 85° C for I suffix

output characteristics

D4 D 4		TEST SOMBITION	TEST CONDITIONS†			THS405xC, THS405xI			
PARA	METER	TEST CONDITION	NSI	MIN	TYP	MAX	UNIT		
Vo		V _{CC} = ±15 V	R _L = 250 Ω	±11.5	±13		.,		
	Output voltage swing	$V_{CC} = \pm 5 \text{ V}$	$R_L = 150 \Omega$	±3.2	±3.5		V		
		$V_{CC} = \pm 15 \text{ V}$	R _L = 1 kΩ	±13	±13.6		V		
		V _{CC} = ±5 V		±3.5	±3.8				
	Outrast summer!	$V_{CC} = \pm 15 \text{ V}$	D 00.0	80	100				
IO	Output current [‡]	V _{CC} = ±5 V	$R_L = 20 \Omega$	50	75		mA		
ISC	Short-circuit current [‡]	V _{CC} = ±15 V			150		mA		
Ro	Output resistance	Open loop			13		W		

[†] Full range = 0°C to 70°C for C suffix and -40°C to 85°C for I suffix

[‡] Observe power dissipation ratings to keep the junction temperature below the absolute maximum rating when the output is heavily loaded or shorted. See the absolute maximum ratings section of this data sheet for more information.



electrical characteristics at T_A = 25°C, V_{CC} = \pm 15 V, R_L = 150 Ω (unless otherwise noted) (continued)

power supply

PARAMETER TEST CONDITION V_{CC} Supply voltage operating range Dual supply Single supply V _{CC} = ±15 V V_{CC} = ±5 V V _{CC} = ±5 V	TEST SOURITIONS!	vet			THS405xC, THS405xI			
PARAM	Supply voltage operating range Supply current (per amplifier)	TEST CONDITIONS!		MIN	TYP	MAX	UNIT	
.,	Complex solitones on anotice a manage	Dual supply		±4.5		±16.5	.,	
VCC Supply voltage operating range		Single supply				33	V	
		V _{CC} = ±15 V	T _A = 25°C		8.5	10.5	-	
١.			T _A = full range			11.5		
ICC	Supply current (per amplifier)	V 15.V	T _A = 25°C		7.5	9.5	mA	
		VCC = ∓2 V	T _A = full range			10.5]	
DCDD Dower cumply rejection ratio	Voc - +5 V or +15 V	T _A = 25°C	70	84		dB		
FORK	PSRR Power supply rejection ratio	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T _A = full range	68			ub	

[†] Full range = 0° C to 70° C for C suffix and -40° C to 85° C for I suffix

ELECTRICAL CHARACTERISTICS AT T_A = FULL RANGE, V_{CC} = ± 15 V, R_L = 1 $K\Omega$ (UNLESS OTHERWISE NOTED)

dynamic performance

		TEAT CANDITI	- vot		THS4051M				
PARA	METER	TEST CONDITIONS†			MIN	TYP	MAX	UNIT	
	Unity gain bandwidth	$V_{CC} = \pm 15 \text{ V},$	Closed loop	$R_L = 1 k\Omega$	50§	70		MHz	
	Dynamic performance small-signal bandwidth (–3 dB)	V _{CC} = ±15 V		Coin 4		70			
		$V_{CC} = \pm 5 \text{ V}$		Gain = 1		70			
BW		V _{CC} = ±15 V		0-1- 0		38		MHz	
		V _{CC} = ±5 V		Gain = 2		38		1	
	Bandwidth for 0.1 dB flatness	$V_{CC} = \pm 15 \text{ V}$		Coin 4		30		MHz	
		$V_{CC} = \pm 5 \text{ V}$		Gain = 1		30			
	Editor and Add to	$V_{O(pp)} = 20 \text{ V},$	$V_{CC} = \pm 15 \text{ V}$			3.8			
	Full power bandwidth‡	$V_{O(pp)} = 5 \text{ V},$	$V_{CC} = \pm 5 \text{ V}$			12.7		MHz	
0.0	Claurata	$V_{CC} = \pm 15 \text{ V},$		$R_L = 1 k\Omega$	240§	300		\// -	
SR	Slew rate	$V_{CC} = \pm 5 \text{ V},$	5-V step	Gain = 1 30 5 V 3.8 V 12.7		V/μs			
	Cattling time to 0.40/	$V_{CC} = \pm 15 \text{ V},$	5-V step	Coin 4		60		ns	
	Settling time to 0.1%	$V_{CC} = \pm 5 \text{ V},$	2-V step	Gain = -1		60			
t _S	Sottling time to 0.049/	$V_{CC} = \pm 15 \text{ V},$	5-V step	Gain = -1		130			
	Settling time to 0.01%	$V_{CC} = \pm 5 \text{ V},$	2-V step	Gain = -1		140		ns	

[†] Full range = -55° C to 125°C for the THS4051M.

6

[‡] Full power bandwidth = slew rate/2 π VO(Peak).

[§] This parameter is not tested.



electrical characteristics at T_A = full range, V_{CC} = ± 15 V, R_L = 1 k Ω (unless otherwise noted) noise/distortion performance

	WETER .	TEST SOMBITIONS!			THS40)51M		
PARAI	WEIER	TEST CONDITIONST			MIN	TYP	MAX	UNIT
			V 145 V	R _L = 150 Ω		-82		
V _n Inpu	Total harmonic distortion	$V_{O(pp)} = 2 V$,	$V_{CC} = \pm 15 \text{ V}$	$R_L = 1 k\Omega$		-89		dD.o
טחו	Total harmonic distortion	f = 1 MHz, Gain = 2, $T_A = 25^{\circ}\text{C}$	\/	$R_L = 150 \Omega$		-78		dBc
		A	$V_{CC} = \pm 5 \text{ V}$	$R_L = 1 k\Omega$		-87		
Vn	Input voltage noise	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$ $T_A = 25^{\circ}\text{C}$	f = 10 kHz,	R _L = 150 Ω		14		nV/√ Hz
In	Input current noise	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$ $T_A = 25^{\circ}\text{C}$	f = 10 kHz,	R _L = 150 Ω		0.9		pA/√Hz
		Gain = 2,	NTSC,	V _{CC} = ±15 V		0.01%		
	Differential gain error	40 IRE modulation, $T_A = 25^{\circ}C$,	\pm 100 IRE ramp, R _L = 150 Ω	V _{CC} = ±5 V		0.01%		
	Differential phase error	Gain = 2, NTSC,		$V_{CC} = \pm 15 \text{ V}$		0.01°		
	Differential phase error	40 IRE modulation, T _A = 25°C,	\pm 100 IRE ramp, R _L = 150 Ω	V _{CC} = ±5 V		0.03°		

[†] Full range = –55°C to 125°C for the THS4051M.

dc performance

	PARAMETER TEST CONDITIONS†				051M		
PARA	METER	TEST CONDITIONS!		MIN	TYP	MAX	UNIT
		V 45V V 40V	T _A = 25°C	5	9		\//\/
	On an Islam water	$V_{CC} = \pm 15 \text{ V}, V_{O} = \pm 10 \text{ V}$	T _A = full range	3			V/mV
	Open loop gain	V 15V V 105V	T _A = 25°C	2.5	6		.,, ,,
		$V_{CC} = \pm 5 \text{ V}, V_{O} = \pm 2.5 \text{ V}$	T _A = full range	2			V/mV
			T _A = 25°C		2.5	10	.,
VIO	Input offset voltage	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T _A = full range			13	mV
	Offset voltage drift	V _{CC} = ±5 V or ±15 V	T _A = full range		15		μV/°C
			T _A = 25°C		2.5	6	Τ,
lΒ	Input bias current	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T _A = full range			8	μΑ
			T _A = 25°C		35	250	
ΙΙΟ	Input offset current	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T _A = full range			400	nA
	Offset current drift	T _A = full range			0.3		nA/°C

[†] Full range = -55° C to 125°C for the THS4051M.

input characteristics

		TEGT COMPLETE	.v.ot	THS40				
PARAM	IETER	TEST CONDITIO	ONSI	MIN	TYP	MAX	UNIT	
V Common mode insut value or many		V _{CC} = ±15 V			±13.8	±14.3		.,
VICR	Common-mode input voltage range	$V_{CC} = \pm 5 \text{ V}$	$V_{CC} = \pm 5 \text{ V}$					V
CMDD		$V_{CC} = \pm 15 \text{ V},$	$V_{ICR} = \pm 12 V$	T. 6.11	70	100		-ID
CMRR	Common mode rejection ratio	$V_{CC} = \pm 5 V$,	$V_{ICR} = \pm 2.5 V$	T _A = full range	70	100		dB
rį	Input resistance					1		MΩ
Ci	Input capacitance					1.5		pF

[†] Full range = -55° C to 125°C for the THS4051M.



electrical characteristics at T_A = full range, V_{CC} = ± 15 V, R_L = 1 $k\Omega$ (unless otherwise noted) (continued)

output characteristics

DADAN	IETED.	TEGT COMPLETION	ot	THS40)51M		
PARAM	IEIER	TEST CONDITION	MIN	TYP	MAX	UNIT	
		$V_{CC} = \pm 15 \text{ V}$	$R_L = 250 \Omega$	±12	±13		.,
\/- O	Out-of-orthogram	$V_{CC} = \pm 5 \text{ V}$	$R_L = 150 \Omega$	±3.2	±3.5		V
VO	Output voltage swing	V _{CC} = ±15 V	D 410	±13	±13.6		.,
		V _{CC} = ±5 V	$R_L = 1 k\Omega$	±3.5	±3.8		V
		$V_{CC} = \pm 15 \text{ V},$ $T_{A} = 25^{\circ}\text{C}$		80	100		
IO	Output current [‡]	$V_{CC} = \pm 15 \text{ V},$ $T_{A} = \text{full range}$	$R_L = 20 \Omega$	70			mA
		V _{CC} = ±5 V		50	75		
Isc	Short-circuit current [‡]	$V_{CC} = \pm 15 \text{ V}$	•		150		mA
RO	Output resistance	Open loop			13		W

 $[\]overline{\dagger}$ Full range = -55°C to 125°C for the THS4051M.


power supply

		TEGE GOVERNO	TEST COMPITIONST					
PARAM	IEIER	TEST CONDITIONS†		MIN	TYP	MAX	UNIT	
V	0	Dual supply	Dual supply					
VCC	Supply voltage operating range	Single supply	Single supply					
			T _A = 25°C		8.5	10.5		
		$V_{CC} = \pm 15 \text{ V}$	T _A = full range			11.5		
ICC	Supply current (per amplifier)	V 15.V	T _A = 25°C		7.5	9.5	mA	
		$V_{CC} = \pm 5 \text{ V}$	T _A = full range			10.5		
PSRR	Power supply rejection ratio	V _{CC} = ±5 V or ±15 V	T _A = full range	70	84		dB	


[†] Full range = -55° C to 125°C for the THS4051M.


[‡] Observe power dissipation ratings to keep the junction temperature below the absolute maximum rating when the output is heavily loaded or shorted. See the absolute maximum ratings section of this data sheet for more information.





















DISTORTION





















Figure 36


Figure 37

Figure 35












Figure 41



THEORY OF OPERATION

The THS405x is a high-speed operational amplifier configured in a voltage feedback architecture. It is built using a 30-V, dielectrically isolated, complementary

bipolar process with NPN and PNP transistors possessing f_{TS} of several GHz. This results in an exceptionally high performance amplifier that has a wide bandwidth, high slew rate, fast settling time, and low distortion. A simplified schematic is shown in Figure 42.




Figure 42. THS405x Simplified Schematic

NOISE CALCULATIONS AND NOISE FIGURE

Noise can cause errors on very small signals. This is especially true when amplifying small signals, where signal-to-noise ratio (SNR) is very important. The noise model for the THS405x is shown in Figure 43. This model includes all of the noise sources as follows:

- $e_n = \text{Amplifier internal voltage noise } (nV/\sqrt{Hz})$
- IN+ = Noninverting current noise (pA/√Hz)
- IN- = Inverting current noise (pA/√Hz)
- e_{Rx} = Thermal voltage noise associated with each resistor (e_{Rx} = 4 kTR_x)



NOISE CALCULATIONS AND NOISE FIGURE (CONTINUED)




Figure 43. Noise Model

The total equivalent input noise density (eni) is calculated by using the following equation:

$$\mathbf{e}_{ni} = \sqrt{\left(\mathbf{e}_{n}\right)^{2} + \left(\mathsf{IN} + \times \mathsf{R}_{S}\right)^{2} + \left(\mathsf{IN} - \times \left(\mathsf{R}_{F} \, \| \, \mathsf{R}_{G}\right)\right)^{2} + 4 \, \mathsf{kTR}_{S} + 4 \, \mathsf{kT}\left(\mathsf{R}_{F} \, \| \, \mathsf{R}_{G}\right)}$$

Where:

 $k = Boltzmann's constant = 1.380658 \times 10^{-23}$

T = Temperature in degrees Kelvin (273 +°C)

 $R_F \parallel R_G = Parallel resistance of R_F and R_G$

To get the equivalent output noise of the amplifier, just multiply the equivalent input noise density (e_{ni}) by the overall amplifier gain (A_V) .

$$e_{no} = e_{ni} A_V = e_{ni} \left(1 + \frac{R_F}{R_G} \right)$$
 (noninverting case)

As the previous equations show, to keep noise at a minimum, small value resistors should be used. As the closed-loop gain is increased (by reducing R_G), the input noise is reduced considerably because of the parallel resistance term. This leads to the general conclusion that the most dominant noise sources are the source resistor (R_S) and the internal amplifier noise voltage (e_n). Because noise is summed in a root-mean-squares method, noise sources smaller than 25% of the largest noise source can be effectively ignored. This can greatly simplify the formula and make noise calculations much easier to calculate.

For more information on noise analysis, please refer to the *Noise Analysis* section in *Operational Amplifier Circuits Applications Report* (literature number SLVA043).



NOISE CALCULATIONS AND NOISE FIGURE (CONTINUED)

This brings up another noise measurement usually preferred in RF applications, the noise figure (NF). Noise figure is a measure of noise degradation caused by the amplifier. The value of the source resistance must be defined and is typically 50 Ω in RF applications.

$$NF = 10log \left[\frac{e_{ni}^2}{\left(e_{Rs}\right)^2} \right]$$

Because the dominant noise components are generally the source resistance and the internal amplifier noise voltage, we can approximate noise figure as:

$$NF = 10log \left[1 + \frac{\left(\left(e_n \right)^2 + \left(IN + \times R_S \right)^2 \right)}{4 \text{ kTR}_S} \right]$$

Figure 44 shows the noise figure graph for the THS405x.




Figure 44. Noise Figure vs Source Resistance



DRIVING A CAPACITIVE LOAD

Driving capacitive loads with high performance amplifiers is not a problem as long as certain precautions are taken. The first is to realize that the THS405x has been internally compensated to maximize its bandwidth and slew rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series with the output of the amplifier, as shown in Figure 45. A minimum value of 20Ω should work well for most applications. For example, in $75-\Omega$ transmission systems, setting the series resistor value to 75Ω both isolates any capacitance loading and provides the proper line impedance matching at the source end.




Figure 45. Driving a Capacitive Load

OFFSET NULLING

The THS405x has very low input offset voltage for a high-speed amplifier. However, if additional correction is required, an offset nulling function has been provided on the THS4051. The input offset can be adjusted by placing a potentiometer between terminals 1 and 8 of the device and tying the wiper to the negative supply. This is shown in Figure 46.




Figure 46. Offset Nulling Schematic



OFFSET VOLTAGE

The output offset voltage, (V_{OO}) is the sum of the input offset voltage (V_{IO}) and both input bias currents (I_{IB}) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 47. Output Offset Voltage Model

OPTIMIZING UNITY GAIN RESPONSE

Internal frequency compensation of the THS405x was selected to provide very wideband performance yet still maintain stability when operated in a noninverting unity gain configuration. When amplifiers are compensated in this manner there is usually peaking in the closed loop response and some ringing in the step response for very fast input edges, depending upon the application. This is because a minimum phase margin is maintained for the G=+1 configuration. For optimum settling time and minimum ringing, a feedback resistor of 620 Ω should be used as shown in Figure 48. Additional capacitance can also be used in parallel with the feedback resistance if even finer optimization is required.




Figure 48. Noninverting, Unity Gain Schematic



GENERAL CONFIGURATIONS

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 49).




Figure 49. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.




Figure 50. 2-Pole Low-Pass Sallen-Key Filter



CIRCUIT LAYOUT CONSIDERATIONS

To achieve the levels of high frequency performance of the THS405x, follow proper printed-circuit board high frequency design techniques. A general set of guidelines is given below. In addition, a THS405x evaluation board is available to use as a guide for layout or for evaluating the device performance.

- Ground planes It is highly recommended that a ground plane be used on the board to provide all components
 with a low inductive ground connection. However, in the areas of the amplifier inputs and output, the ground plane
 can be removed to minimize the stray capacitance.
- Proper power supply decoupling Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets Sockets are not recommended for high-speed operational amplifiers. The additional lead inductance
 in the socket pins will often lead to stability problems. Surface-mount packages soldered directly to the
 printed-circuit board is the best implementation.
- Short trace runs/compact part placements Optimum high frequency performance is achieved when stray series
 inductance has been minimized. To realize this, the circuit layout should be made as compact as possible,
 thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the
 amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at the input
 of the amplifier.
- Surface-mount passive components Using surface-mount passive components is recommended for high
 frequency amplifier circuits for several reasons. First, because of the extremely low lead inductance of
 surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small size
 of surface-mount components naturally leads to a more compact layout thereby minimizing both stray inductance
 and capacitance. If leaded components are used, it is recommended that the lead lengths be kept as short as
 possible.

GENERAL POWERPAD™ DESIGN CONSIDERATIONS


The THS405x is available packaged in a thermally-enhanced DGN package, which is a member of the PowerPAD™ family of packages. This package is constructed using a downset leadframe upon which the die is mounted [see Figure 51(a) and Figure 51(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 51(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD™ package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD™ package represents a breakthrough in combining the small area and ease of assembly of the surface mount with the, heretofore, awkward mechanical methods of heatsinking.



GENERAL POWERPAD™ DESIGN CONSIDERATIONS (CONTINUED)



NOTE A: The thermal pad is electrically isolated from all terminals in the package.

Figure 51. Views of Thermally Enhanced DGN Package

Although there are many ways to properly heatsink this device, the following steps illustrate the recommended approach.




Figure 52. PowerPAD™ PCB Etch and Via Pattern

- 1. Prepare the PCB with a top side etch pattern as shown in Figure 52. There should be etch for the leads as well as etch for the thermal pad.
- 2. Place five holes in the area of the thermal pad. These holes should be 13 mils in diameter. Keep them small so that solder wicking through the holes is not a problem during reflow.
- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This helps dissipate the heat generated by the THS405xDGN IC. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered so that wicking is not a problem.
- 4. Connect all holes to the internal ground plane.
- 5. When connecting these holes to the ground plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the THS405xDGN package should make their connection to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes exposed. The bottom-side solder mask should cover the five holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
- 8. With these preparatory steps in place, the THS405xDGN IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.




GENERAL POWERPAD™ DESIGN CONSIDERATIONS (CONTINUED)

The actual thermal performance achieved with the THS405xDGN in its PowerPADTM package depends on the application. In the example above, if the size of the internal ground plane is approximately 3 inches \times 3 inches (or 76.2 mm \times 76.2 mm), then the expected thermal coefficient, θ_{JA} , is about 58.4°C/W. For comparison, the non-PowerPADTM version of the THS405x IC (SOIC) is shown. For a given θ_{JA} , the maximum power dissipation is shown in Figure 53 and is calculated by the following formula:

$$\begin{split} P_D &= \left(\frac{T_{MAX}^{-T}A}{\theta_{JA}}\right) \\ \text{Where:} \\ P_D &= \text{Maximum power dissipation of THS405x IC (watts)} \\ T_{MAX} &= \text{Absolute maximum junction temperature (150°C)} \\ T_A &= \text{Free-ambient air temperature (°C)} \\ \theta_{JA} &= \theta_{JC} + \theta_{CA} \\ \theta_{JC} &= \text{Thermal coefficient from junction to case} \\ \theta_{CA} &= \text{Thermal coefficient from case to ambient air (°C/W)} \end{split}$$

MAXIMUM POWER DISSIPATION vs FREE-AIR TEMPERATURE



NOTE A: Results are with no air flow and PCB size = $3"\times 3"$


Figure 53. Maximum Power Dissipation vs Free-Air Temperature

More complete details of the PowerPAD™ installation process and thermal management techniques can be found in the Texas Instruments Technical Brief, *PowerPAD™ Thermally Enhanced Package*. This document can be found at the TI web site (www.ti.com) by searching on the key word PowerPAD™. The document can also be ordered through your local TI sales office. Refer to literature number SLMA002 when ordering.




GENERAL POWERPAD™ DESIGN CONSIDERATIONS (CONTINUED)

The next consideration is the package constraints. The two sources of heat within an amplifier are quiescent power and output power. The designer should never forget about the quiescent heat generated within the device, especially devices with multiple amplifiers. Because these devices have linear output stages (Class A-B), most of the heat dissipation is at low output voltages with high output currents. Figure 54 to Figure 57 show this effect, along with the quiescent heat, with an ambient air temperature of 50° C. Obviously, as the ambient temperature increases, the limit lines shown will drop accordingly. The area under each respective limit line is considered the safe operating area. Any condition above this line will exceed the amplifier's limits and failure may result. When using $V_{CC} = \pm 5$ V, there is generally not a heat problem, even with SOIC packages. But, when using $V_{CC} = \pm 15$ V, the SOIC package is severely limited in the amount of heat it can dissipate. The other key factor when looking at these graphs is how the devices are mounted on the PCB. The PowerPADTM devices are extremely useful for heat dissipation. But, the device should always be soldered to a copper plane to fully use the heat dissipation properties of the PowerPADTM. The SOIC package, on the other hand, is highly dependent on how it is mounted on the PCB. As more trace and copper area is placed around the device, θ_{JA} decreases and the heat dissipation capability increases. The currents and voltages shown in these graphs are for the total package. For the dual amplifier package (THS4052), the sum of the RMS output currents and voltages should be used to choose the proper package. The graphs shown assume that both amplifier outputs are identical.






GENERAL POWERPAD™ DESIGN CONSIDERATIONS (CONTINUED)



THS4052



THS4052



EVALUATION BOARD

An evaluation board is available for the THS4051 (literature number SLOP220) and THS4052 (literature number SLOP234). This board has been configured for very low parasitic capacitance in order to realize the full performance of the amplifier. A schematic of the evaluation board is shown in Figure 58. The circuitry has been designed so that the amplifier may be used in either an inverting or noninverting configuration. For more information, please refer to the THS4051 EVM User's Guide or the THS4052 EVM User's Guide. To order the evaluation board, contact your local TI sales office or distributor.




Figure 58. THS4051 Evaluation Board Schematic



www.ti.com

2-Dec-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9959901Q2A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9959901Q2A THS4051MFKB	Samples
5962-9959901QPA	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	9959901QPA THS4051M	Samples
THS4051CD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	4051C	Samples
THS4051CDGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ACQ	Samples
THS4051CDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ACQ	Samples
THS4051CDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	4051C	Samples
THS4051ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	40511	Samples
THS4051IDG4	ACTIVE	SOIC	D	8	75	TBD	Call TI	Call TI	-40 to 85		Samples
THS4051IDGN	LIFEBUY	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACR	
THS4051IDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACR	Samples
THS4051IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	40511	Samples
THS4051IDRG4	ACTIVE	SOIC	D	8	2500	TBD	Call TI	Call TI	-40 to 85		Samples
THS4051MFKB	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9959901Q2A THS4051MFKB	Samples
THS4051MJG	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	THS4051MJG	Samples
THS4051MJGB	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	9959901QPA THS4051M	Samples
THS4052CD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	4052C	Samples
THS4052CDGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ACE	Samples
THS4052CDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ACE	Samples

www.ti.com 2-Dec-2023

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
THS4052CDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	4052C	Samples
THS4052ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	40521	Samples
THS4052IDGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACF	Samples
THS4052IDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACF	Samples
THS4052IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	40521	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

PACKAGE OPTION ADDENDUM

www.ti.com 2-Dec-2023

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF THS4051, THS4051M:

• Catalog : THS4051

Military: THS4051M

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

www.ti.com 5-Dec-2023

TAPE AND REEL INFORMATION



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS4051CDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4051CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS4051IDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4051IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS4052CDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4052CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS4052IDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4052IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 5-Dec-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS4051CDGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
THS4051CDR	SOIC	D	8	2500	350.0	350.0	43.0
THS4051IDGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
THS4051IDR	SOIC	D	8	2500	350.0	350.0	43.0
THS4052CDGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
THS4052CDR	SOIC	D	8	2500	350.0	350.0	43.0
THS4052IDGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
THS4052IDR	SOIC	D	8	2500	350.0	350.0	43.0

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9959901Q2A	FK	LCCC	20	55	506.98	12.06	2030	NA
THS4051CD	D	SOIC	8	75	505.46	6.76	3810	4
THS4051ID	D	SOIC	8	75	505.46	6.76	3810	4
THS4051MFKB	FK	LCCC	20	55	506.98	12.06	2030	NA
THS4052CD	D	SOIC	8	75	505.46	6.76	3810	4
THS4052ID	D	SOIC	8	75	505.46	6.76	3810	4

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



JG (R-GDIP-T8)

CERAMIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8

3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



$\textbf{PowerPAD}^{^{\text{\tiny{TM}}}}\,\textbf{VSSOP - 1.1 mm max height}$

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated