SN74ALVCH16272 12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER WITH 3-STATE OUTPUTS

DGG OR DL PACKAGE

SCES057C - OCTOBER 1995 - REVISED FEBRUARY 1999

- Member of the Texas Instruments Widebus™ Family
- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


description

This 12-bit to 24-bit bus exchanger is designed for 1.65-V to 3.3-V V_{CC} operation.

The SN74ALVCH16272 is intended for applications where two separate datapaths must be multiplexed onto, or demultiplexed from, a single datapath. This device is particularly suitable as an interface between conventional DRAMs and high-speed microprocessors.

Data from the A inputs is stored in the internal registers on the low-to-high transition of the clock (CLK) input, when the CLKENA inputs are low. A two-stage pipeline is provided in each of the A-to-1B and A-to-2B paths to serve as a shallow write buffer.

Transparent latches are provided in the B-to-A path to allow asynchronous operation to maximize memory access throughput. These latches transfer data when the latch-enable (LE) inputs are low. The select (SEL) line selects 1B or 2B data for the A outputs. Data flow is controlled by the active-low output enables (OEA, OEB).



To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16272 is characterized for operation from -40°C to 85°C.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.



Function Tables

OUTPUT ENABLE

INP	UTS	OUTPUTS			
OEA	OEB	Α	1B, 2B		
Н	Н	Z	Z		
Н	L	Z	Active		
L	Н	Active	Z		
L	L	Active	Active		

A-TO-B STORAGE (OEB = L)

	INPUTS						
CLKENA1	CLKENA2	CLK	Α	1B	2B		
Н	Н	Х	Х	1B ₀ †	2B ₀ †		
L	Χ	\uparrow	L	L‡	Х		
L	Χ	\uparrow	Н	H‡	Х		
Х	L	\uparrow	L	Х	L		
Х	L	\uparrow	Н	A ₀	Н		

[†]Output level before the indicated steady-state input conditions were established


B-TO-A STORAGE (OEA = L)

		•		
	INP	OUTPUT		
LE	SEL	1B	2B	Α
Н	Х	Χ	Х	A ₀ †
Н	X	Χ	X	A ₀ † A ₀ †
L	Н	L	X	L
L	Н	Н	X	Н
L	L	Χ	L	L
L	L	Χ	Н	Н

[†] Output level before the indicated steady-state input conditions were established

[‡]Two CLK edges are needed to propagate data.

logic diagram (positive logic)





SN74ALVCH16272 12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES057C - OCTOBER 1995 - REVISED FEBRUARY 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	
Input voltage range, V _I : Except I/O ports (see Note 1)	
I/O ports (see Notes 1 and 2)	\dots -0.5 V to V _{CC} + 0.5 V
Output voltage range, VO (see Notes 1 and 2)	0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vcc	Supply voltage		1.65	3.6	V
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_{CC}$		
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}	
٧ _{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	
٧ı	Input voltage		0	Vcc	V
۷o	Output voltage		0	Vcc	V
		V _{CC} = 1.65 V		-4	
	High-level output current	V _{CC} = 2.3 V		-12	A
ЮН		V _{CC} = 2.7 V		-12	mA
		V _{CC} = 3 V		-24	
		V _{CC} = 1.65 V		4	
		V _{CC} = 2.3 V		12	
lOL	Low-level output current	V _{CC} = 2.7 V		12	mA
	V _{CC} = 3 V			24	
Δt/Δν	Input transition rise or fall rate	•		10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: All unused control inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



PRODUCT PREVIEW

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	v _{CC}	MIN	TYP [†]	MAX	UNIT
	I _{OH} = -100 μA	1.65 V to 3.6 V	VCC-0	.2		
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2			
	$I_{OH} = -6 \text{ mA}$	2.3 V	2			
Vон		2.3 V	1.7			V
	$I_{OH} = -12 \text{ mA}$	2.7 V	2.2			
		3 V	2.4			
	I _{OH} = -24 mA	3 V	2			
	$I_{OL} = 100 \mu\text{A}$	1.65 V to 3.6 V			0.2	
	$I_{OL} = 4 \text{ mA}$	1.65 V			0.45	
VOL	$I_{OL} = 6 \text{ mA}$	2.3 V			0.4	V
VOL	lo 12 mA	2.3 V			0.7	V
	I _{OL} = 12 mA	2.7 V			0.4	
	$I_{OL} = 24 \text{ mA}$	3 V			0.55	
lį	$V_I = V_{CC}$ or GND	3.6 V			±5	μΑ
	V _I = 0.58 V	1.65 V	25			
	V _I = 1.07 V	1.65 V	-25			
	V _I = 0.7 V	2.3 V	45			
I _I (hold)	V _I = 1.7 V	2.3 V	-45			μΑ
	V _I = 0.8 V	3 V	75			
	V _I = 2 V	3 V	-75			
	$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V			±500	
loz§	$V_O = V_{CC}$ or GND	3.6 V			±10	μΑ
I _{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			40	μΑ
ΔlCC	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μΑ
C _i Control inputs	$V_I = V_{CC}$ or GND	3.3 V				pF
C _{io} A or B ports	$V_O = V_{CC}$ or GND	3.3 V				pF

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

			V _{CC} =	1.8 V	V _{CC} =		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency										MHz
t _W	Pulse duration, CLK high or low										ns
		A before CLK↑									
t _{su}	Setup time	B before LE									ns
		CLKEN before CLK↑									
		A after CLK↑									
th	Hold time	B after LE									ns
		CLKEN after CLK↑									

[‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

 $[\]mbox{\$}$ For I/O ports, the parameter $\mbox{I}_{\mbox{OZ}}$ includes the input leakage current.

SN74ALVCH16272 12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES057C - OCTOBER 1995 - REVISED FEBRUARY 1999

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =	V _{CC} = 1.8 V		V _{CC} = 2.5 V ± 0.2 V		2.7 V	V _{CC} = 3.3 V ± 0.3 V		UNIT
	(1141 01)	(0011 01)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}											MHz
	CLK	В									
4 .	В										20
^t pd	LE	Α									ns
	SEL										
t _{en}	OEB or OEA	B or A									ns
t _{dis}	OEB or OEA	B or A									ns

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT		
	FARAWETER			TEST CONDITIONS	TYP	TYP	TYP	UNIT
		A to B	Outputs enabled					
	Power dissipation	AIOB	Outputs disabled	C _L = 0, f = 10 MHz				pF
C _{pd}	capacitance	B to A	Outputs enabled					ρг
		D IO A	Outputs disabled					




VCC

0 V

V_{CC}/2

PARAMETER MEASUREMENT INFORMATION V_{CC} = 1.8 V





TEST	S1
^t pd	Open
^t PLZ/ ^t PZL	2×V _{CC}
^t PHZ/ ^t PZH	GND

V_{CC}/2

VOLTAGE WAVEFORMS


Input





VOLTAGE WAVEFORMS

ENABLE AND DISABLE TIMES




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq 2$ ns, $t_f \leq 2$ ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq 2$ ns. $t_f \leq 2$ ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpl 7 and tpH7 are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveform