

NEC

MOS INTEGRATED CIRCUIT

μ PD42S16160, 4216160, 42S18160, 4218160

16 M-BIT DYNAMIC RAM

1 M-WORD BY 16-BIT, FAST PAGE MODE, BYTE READ/WRITE MODE

Description

The μ PD42S16160, 4216160, 42S18160, 4218160 are 1 048 576 words by 16 bits dynamic CMOS RAMs.

These differ in refresh cycle and the μ PD42S16160, 42S18160 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (see the table below).

These are packed in 50-pin plastic TSOP(III) and 42-pin plastic SOJ.

Features

- 1 048 576 words by 16 bits organization
- Single +5.0 V \pm 10 % power supply
- Fast page mode
- Byte read/write mode
- Fast access and cycle time

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	Fast page mode cycle time (MIN.)
μ PD42S16160-50, 4216160-50	605 mW	50 ns	90 ns	35 ns
μ PD42S18160-50, 4218160-50	935 mW			
μ PD42S16160-60, 4216160-60	550 mW	60 ns	110 ns	40 ns
μ PD42S18160-60, 4218160-60	880 mW			
μ PD42S16160-70, 4216160-70	495 mW	70 ns	130 ns	45 ns
μ PD42S18160-70, 4218160-70	825 mW			

- The μ PD42S16160, 42S18160 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh

Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
μ PD42S16160	4 096 cycles/128 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	1.4 mW (CMOS level input)
μ PD42S18160	1 024 cycles/128 ms		
μ PD4218160	4 096 cycles/64 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	5.5 mW (CMOS level input)
μ PD4218160	1 024 cycles/16 ms		

The information in this document is subject to change without notice.

Ordering Information

Part number	Access time (MAX.)	Package	Refresh
μPD42S16160G5-50	50 ns	50-pin Plastic TSOP (III) (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh RAS only refresh Hidden refresh
μPD42S18160G5-50			
μPD42S16160G5-60	60 ns		
μPD42S18160G5-60			
μPD42S16160G5-70	70 ns		
μPD42S18160G5-70			
μPD42S16160LE-50	50 ns	42-pin Plastic SOJ (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh RAS only refresh Hidden refresh
μPD42S18160LE-50			
μPD42S16160LE-60	60 ns		
μPD42S18160LE-60			
μPD42S16160LE-70	70 ns		
μPD42S18160LE-70			
μPD4216160G5-50	50 ns	50-pin Plastic TSOP (II) (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh RAS only refresh Hidden refresh
μPD4218160G5-50			
μPD4216160G5-60	60 ns		
μPD4218160G5-60			
μPD4216160G5-70	70 ns		
μPD4218160G5-70			
μPD4216160LE-50	50 ns	42-pin Plastic SOJ (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh RAS only refresh Hidden refresh
μPD4218160LE-50			
μPD4216160LE-60	60 ns		
μPD4218160LE-60			
μPD4216160LE-70	70 ns		
μPD4218160LE-70			


Quality Grade

Standard


Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

Pin Configurations (Marking Side)

50-pin Plastic TSOP (II) (400 mil)




42-pin Plastic SOJ (400 mil)



- Notes 1.** A11... μ PD42S16160, 4216160 NC... μ PD42S18160, 4218160
2. A10... μ PD42S16160, 4216160 NC... μ PD42S18160, 4218160

- A0 to A11 : Address Inputs
 I/O1 to I/O16 : Data Inputs/Outputs
 RAS : Row Address Strobe
 UCAS : Column Address Strobe (upper)
 LCAS : Column Address Strobe (lower)
 WE : Write Enable
 OE : Output Enable
 Vcc : Power Supply
 GND : Ground
 NC : No Connection

Block Diagram



Notes 1.

Part number	Row address	Column address
μPD42S16160, 4216160	A0 to A11	A0 to A7
μPD42S18160, 4218160	A0 to A9	A0 to A9

2. μPD42S16160, 4216160...4 096 × 256 × 16 μPD42S18160, 4218160...1 024 × 1 024 × 16

Input/Output Pin Functions

The μ PD42S16160, 4216160, 42S18160, 4218160 have input pins \overline{RAS} , \overline{CAS} ^{Note1}, \overline{WE} , \overline{OE} , A0 to A11/A9 ^{Note2} and input/output pins I/O1 to I/O16.

Pin name	Input/ Output	Function
\overline{RAS} (Row address strobe)	Input	\overline{RAS} activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • \overline{CAS} before \overline{RAS} refresh
\overline{CAS} (Column address strobe)		\overline{CAS} activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A11/A9 ^{Note2} (Address inputs)		Address bus. Input total 20-bit of address signal, upper 12/10 ^{Note3} -bit and lower 8/10 ^{Note4} -bit in sequence (address multiplex method). Therefore, one word is selected from 1 048 576-word by 16-bit memory cell array. In actual operation, latch row address by specifying row address and activating \overline{RAS} . Then, switch the address bus to column address and activate \overline{CAS} . Each address is taken into the device when \overline{RAS} and \overline{CAS} are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of \overline{RAS} and \overline{CAS} .
\overline{WE} (Write enable)		Write control signal. Write operation is executed by activating \overline{RAS} , \overline{CAS} and \overline{WE} .
\overline{OE} (Output enable)		Read control signal. Read operation can be executed by activating \overline{RAS} , \overline{CAS} and \overline{OE} . If \overline{WE} is activated during read operation, \overline{OE} is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O16 (Data inputs/outputs)	Input/ Output	16-bit data bus. I/O1 to I/O16 are used to input/output data.

Notes 1. \overline{CAS} means \overline{UCAS} and \overline{LCAS} .

- 2. A11 ... μ PD42S16160, 4216160 A9 ... μ PD42S18160, 4218160
- 3. 12 ... μ PD42S16160, 4216160 10 ... μ PD42S18160, 4218160
- 4. 8 ... μ PD42S16160, 4216160 10 ... μ PD42S18160, 4218160

Electrical Specifications

- $\overline{\text{CAS}}$ means $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.
- All voltages are referenced to GND.
- After power up, wait more than 100 μs and then, execute eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ or $\overline{\text{RAS}}$ only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	V_T		-1.0 to +7.0	V
Supply voltage	V_{CC}		-1.0 to +7.0	V
Output current	I_O		50	mA
Power dissipation	P_D		1	W
Operating temperature	T_{opt}		0 to +70	$^{\circ}\text{C}$
Storage temperature	T_{stg}		-55 to +125	$^{\circ}\text{C}$

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V_{CC}		4.5	5.0	5.5	V
High level input voltage	V_{IH}		2.4		$V_{CC} + 1.0$	V
Low level input voltage	V_{IL}		-1.0		+0.8	V
Ambient temperature	T_a		0		70	$^{\circ}\text{C}$

Capacitance ($T_a = +25^{\circ}\text{C}$, $f = 1\text{ MHz}$)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C_{I1}	A0 to A11			5	pF
	C_{I2}	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$			7	pF
Data Input/Output capacitance	$C_{I/O}$	I/O1 to I/O16			7	pF

DC Characteristics (Recommended Operating Conditions unless otherwise noted)
 [μ PD42S16160, 4216160]

Parameter		Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current		I _{CC1}	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC(MIN.)}}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 50 \text{ ns}$	110	mA	1,2,3
				$t_{\text{RAC}} = 60 \text{ ns}$	100		
				$t_{\text{RAC}} = 70 \text{ ns}$	90		
Standby current	μ PD42S16160	I _{CC2}	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH(MIN.)}}$ $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH(MIN.)}}$ $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$	$I_o = 0 \text{ mA}$	2	mA	
				$I_o = 0 \text{ mA}$	0.25		
	$I_o = 0 \text{ mA}$			2			
	$I_o = 0 \text{ mA}$			1			
$\overline{\text{RAS}}$ only refresh current		I _{CC3}	$\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} \geq V_{\text{IH(MIN.)}}$ $t_{\text{RC}} = t_{\text{RC(MIN.)}}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 50 \text{ ns}$	110	mA	1,2,3,4
				$t_{\text{RAC}} = 60 \text{ ns}$	100		
				$t_{\text{RAC}} = 70 \text{ ns}$	90		
Operating current (Fast page mode)		I _{CC4}	$\overline{\text{RAS}} \leq V_{\text{IL(MAX.)}}$ $\overline{\text{CAS}}$ Cycling $t_{\text{PC}} = t_{\text{PC(MIN.)}}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 50 \text{ ns}$	100	mA	1,2,5
				$t_{\text{RAC}} = 60 \text{ ns}$	90		
				$t_{\text{RAC}} = 70 \text{ ns}$	80		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current		I _{CC5}	$\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC(MIN.)}}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 50 \text{ ns}$	110	mA	1,2
				$t_{\text{RAC}} = 60 \text{ ns}$	100		
				$t_{\text{RAC}} = 70 \text{ ns}$	90		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh current (4 096 cycles/128 ms, only for μ PD42S16160)		I _{CC6}	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh : 4 096 cycles/128 ms $\overline{\text{RAS}}, \overline{\text{CAS}} : V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH(MAX.)}}$ $0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ Standby : $\overline{\text{RAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ Address : Don't care $\overline{\text{WE}}, \overline{\text{OE}} : V_{\text{IH}}$ $I_o = 0 \text{ mA}$	$t_{\text{RAS}} \leq 300 \text{ ns}$	450	μ A	1,2
				$t_{\text{RAS}} \leq 1 \mu\text{s}$	600		
Self refresh current ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, only for μ PD42S16160)		I _{CC7}	$\overline{\text{RAS}}, \overline{\text{CAS}} : V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH(MAX.)}}$ $0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ $I_o = 0 \text{ mA}$		250	μ A	2
Input leakage current	I _{I (L)}		$V_i = 0 \text{ to } 5.5 \text{ V}$ all other pins not under test = 0 V	-10	+10	μ A	
Output leakage current	I _{O (L)}		Output is disabled (Hi-Z) $V_o = 0 \text{ to } 5.5 \text{ V}$	-10	+10	μ A	
High level output voltage	V _{OH}		$I_o = -2.5 \text{ mA}$	2.4		V	
Low level output voltage	V _{OL}		$I_o = +2.1 \text{ mA}$		0.4	V	

[μPD42S18160, 4218160]


Parameter		Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current		I _{CC1}	$\overline{RAS}, \overline{CAS}$ Cycling $t_{RAC} = t_{RAC(MIN.)}$ $I_o = 0 \text{ mA}$	$t_{RAC} = 50 \text{ ns}$	170	mA	1,2,3
				$t_{RAC} = 60 \text{ ns}$	160		
				$t_{RAC} = 70 \text{ ns}$	150		
Standby current	μPD42S18160	I _{CC2}	$\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}$ $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$ $\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}$ $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$	$I_o = 0 \text{ mA}$	2	mA	
	μPD4218160			$I_o = 0 \text{ mA}$	0.25		
				$I_o = 0 \text{ mA}$	2		
				$I_o = 0 \text{ mA}$	1		
\overline{RAS} only refresh current		I _{CC3}	\overline{RAS} Cycling $\overline{CAS} \geq V_{IH(MIN.)}$ $t_{RC} = t_{RC(MIN.)}$ $I_o = 0 \text{ mA}$	$t_{RAC} = 50 \text{ ns}$	170	mA	1,2,3,4
				$t_{RAC} = 60 \text{ ns}$	160		
				$t_{RAC} = 70 \text{ ns}$	150		
Operating current (Fast page mode)		I _{CC4}	$\overline{RAS} \leq V_{IL(MAX.)}$ \overline{CAS} Cycling $t_{PC} = t_{PC(MIN.)}$ $I_o = 0 \text{ mA}$	$t_{RAC} = 50 \text{ ns}$	100	mA	1,2,5
				$t_{RAC} = 60 \text{ ns}$	90		
				$t_{RAC} = 70 \text{ ns}$	80		
\overline{CAS} before \overline{RAS} refresh current		I _{CC5}	\overline{RAS} Cycling $t_{RC} = t_{RC(MIN.)}$ $I_o = 0 \text{ mA}$	$t_{RAC} = 50 \text{ ns}$	170	mA	1,2
				$t_{RAC} = 60 \text{ ns}$	160		
				$t_{RAC} = 70 \text{ ns}$	150		
\overline{CAS} before \overline{RAS} long refresh current (1 024 cycles/128 ms, only for μPD42S18160)		I _{CC8}	\overline{CAS} before \overline{RAS} Refresh : 1 024 cycles/128 ms $\overline{RAS}, \overline{CAS} : V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH(MAX.)}$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ Standby : $\overline{RAS} \geq V_{CC} - 0.2 \text{ V}$ Address : Don't care $\overline{WE}, \overline{OE} : V_{IH}$ $I_o = 0 \text{ mA}$	$t_{RAS} \leq 300 \text{ ns}$	350	μA	1,2
				$t_{RAS} \leq 1 \mu\text{s}$	400		
Self refresh current (\overline{CAS} before \overline{RAS} self refresh, only for μPD42S18160)		I _{CC7}	$\overline{RAS}, \overline{CAS} : V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH(MAX.)}$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ $I_o = 0 \text{ mA}$		250	μA	2
Input leakage current		I _{I (L)}	$V_i = 0 \text{ to } 5.5 \text{ V}$ all other pins not under test = 0 V	-10	+10	μA	
Output leakage current		I _{O (L)}	Output is disabled (Hi-Z) $V_o = 0 \text{ to } 5.5 \text{ V}$	-10	+10	μA	
High level output voltage		V _{OH}	$I_o = -2.5 \text{ mA}$	2.4		V	
Low level output voltage		V _{OL}	$I_o = +2.1 \text{ mA}$		0.4	V	

- Notes**
1. t_{CC1} , t_{CC3} , t_{CC4} , t_{CC5} and t_{CC6} depend on cycle rates (t_{RC} and t_{PC}).
 2. Specified values are obtained with outputs unloaded.
 3. t_{CC1} and t_{CC3} are measured assuming that address can be changed once or less during $\overline{RAS} \cong V_{IL(MAX.)}$ and $\overline{CAS} \cong V_{IH(MIN.)}$.
 4. t_{CC3} is measured assuming that all column address inputs are held at either high or low.
 5. t_{CC4} is measured assuming that all column address inputs are switched only once during each fast page cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions

(1) Input timing specification



(2) Output timing specification



(3) Loading conditions are 100 pF + 1 TTL.

Common to Read, Write Read Modify Write Cycle

Parameter	Symbol	trac = 50 ns		trac = 60 ns		trac = 70 ns		Unit	Notes	
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.			
Read / Write Cycle Time	trc	90	-	110	-	130	-	ns		
RAS Precharge Time	trp	30	-	40	-	50	-	ns		
CAS Precharge Time	tcpn	8	-	10	-	10	-	ns		
RAS Pulse Width	tras	50	10 000	60	10 000	70	10 000	ns		
CAS Pulse Width	tcas	13	10 000	15	10 000	20	10 000	ns		
RAS Hold Time	trsh	13	-	15	-	18	-	ns		
CAS Hold Time	tcsH	50	-	60	-	70	-	ns		
RAS to CAS Delay Time	trcd	18	32	20	45	20	50	ns	1	
RAS to Column Address Delay Time	trad	13	25	15	30	15	35	ns	1	
CAS to RAS Precharge Time	tcp	5	-	5	-	5	-	ns	2	
Row Address Setup Time	tasr	0	-	0	-	0	-	ns		
Row Address Hold Time	trah	8	-	10	-	10	-	ns		
Column Address Setup Time	tasc	0	-	0	-	0	-	ns		
Column Address Hold Time	tcaH	13	-	15	-	15	-	ns		
OE Lead Time Referenced to RAS	toes	0	-	0	-	0	-	ns		
CAS to Data Setup Time	tclz	0	-	0	-	0	-	ns		
OE to Data Setup Time	tolz	0	-	0	-	0	-	ns		
OE to Data Delay Time	toed	10	-	13	-	15	-	ns		
Masked Byte Write Hold Time Referenced to RAS	tmrH	0	-	0	-	0	-	ns		
Transition Time (Rise and Fall)	tt	3	50	3	50	3	50	ns		
Refresh Time	μPD42S16160, 42S18160	tref	-	128	-	128	-	128	ms	3
	μPD4216160		-	64	-	64	-	64		
	μPD4218160		-	16	-	16	-	16		

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$\text{t}_{\text{RAD}} \leq \text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}} \leq \text{t}_{\text{RCD}}(\text{MAX.})$	$\text{t}_{\text{RAC}}(\text{MAX.})$	$\text{t}_{\text{RAC}}(\text{MAX.})$
$\text{t}_{\text{RAD}} > \text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}} \leq \text{t}_{\text{RCD}}(\text{MAX.})$	$\text{t}_{\text{AA}}(\text{MAX.})$	$\text{t}_{\text{RAD}} + \text{t}_{\text{AA}}(\text{MAX.})$
$\text{t}_{\text{RCD}} > \text{t}_{\text{RCD}}(\text{MAX.})$	$\text{t}_{\text{CAC}}(\text{MAX.})$	$\text{t}_{\text{RCD}} + \text{t}_{\text{CAC}}(\text{MAX.})$

$\text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}}(\text{MAX.})$ are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time(t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $\text{t}_{\text{RAD}} \geq \text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}} \geq \text{t}_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

- $\text{t}_{\text{CRP}}(\text{MIN.})$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.
- This specification is applied only to the μPD42S16160, 42S18160.

Read Cycle

Parameter	Symbol	t _{RAC} = 50 ns		t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Access Time from $\overline{\text{RAS}}$	t _{RAC}	-	50	-	60	-	70	ns	1
Access Time from $\overline{\text{CAS}}$	t _{CAC}	-	15	-	15	-	20	ns	1
Access Time from Column Address	t _{AA}	-	25	-	30	-	35	ns	1
Access Time from $\overline{\text{OE}}$	t _{OEa}	-	15	-	15	-	20	ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	t _{RA} L	25	-	30	-	35	-	ns	
Read Command Setup Time	t _{RCS}	0	-	0	-	0	-	ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t _{RRH}	0	-	0	-	0	-	ns	2
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t _{RCH}	0	-	0	-	0	-	ns	2
Output Buffer Turn-off Delay Time from $\overline{\text{OE}}$	t _{OEZ}	0	10	0	13	0	15	ns	3
Output Buffer Turn-off Delay Time from $\overline{\text{CAS}}$	t _{OFF}	0	10	0	13	0	15	ns	3

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$\text{t}_{\text{RAD}} \leq \text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}} \leq \text{t}_{\text{RCD}}(\text{MAX.})$	$\text{t}_{\text{RAC}}(\text{MAX.})$	$\text{t}_{\text{RAC}}(\text{MAX.})$
$\text{t}_{\text{RAD}} > \text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}} \leq \text{t}_{\text{RCD}}(\text{MAX.})$	$\text{t}_{\text{AA}}(\text{MAX.})$	$\text{t}_{\text{RAD}} + \text{t}_{\text{AA}}(\text{MAX.})$
$\text{t}_{\text{RCD}} > \text{t}_{\text{RCD}}(\text{MAX.})$	$\text{t}_{\text{CAC}}(\text{MAX.})$	$\text{t}_{\text{RCD}} + \text{t}_{\text{CAC}}(\text{MAX.})$

$\text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}}(\text{MAX.})$ are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time(t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $\text{t}_{\text{RAD}} \geq \text{t}_{\text{RAD}}(\text{MAX.})$ and $\text{t}_{\text{RCD}} \geq \text{t}_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

- Either $\text{t}_{\text{RCH}}(\text{MIN.})$ or $\text{t}_{\text{RRH}}(\text{MIN.})$ should be met in read cycles.
- $\text{t}_{\text{OFF}}(\text{MAX.})$ and $\text{t}_{\text{OEZ}}(\text{MAX.})$ define the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

Parameter	Symbol	t _{RAC} = 50 ns		t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
\overline{WE} Hold Time Referenced to \overline{CAS}	t _{WCH}	8	-	10	-	10	-	ns	1
\overline{WE} Pulse Width	t _{WP}	8	-	10	-	10	-	ns	1
\overline{WE} Lead Time Referenced to \overline{RAS}	t _{RWL}	18	-	20	-	20	-	ns	
\overline{WE} Lead Time Referenced to \overline{CAS}	t _{CWL}	13	-	15	-	15	-	ns	
\overline{WE} Setup Time	t _{WCS}	0	-	0	-	0	-	ns	2
\overline{OE} Hold Time	t _{OEH}	0	-	0	-	0	-	ns	
Data-in Setup Time	t _{DS}	0	-	0	-	0	-	ns	3
Data-in Hold Time	t _{DH}	10	-	10	-	15	-	ns	3

- Notes**
1. t_{WP(MIN.)} is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH(MIN.)} should be met.
 2. If t_{WCS} ≥ t_{WCS(MIN.)}, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS(MIN.)} and t_{DH(MIN.)} are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.

Read Modify Write Cycle

Parameter	Symbol	t _{RAC} = 50 ns		t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read Modify Write Cycle Time	t _{RWC}	140	-	160	-	180	-	ns	
\overline{RAS} to \overline{WE} Delay Time	t _{RWD}	70	-	83	-	95	-	ns	1
\overline{CAS} to \overline{WE} Delay Time	t _{CWD}	33	-	38	-	40	-	ns	1
Column Address to \overline{WE} Delay Time	t _{AWD}	45	-	53	-	60	-	ns	1

- Note 1.** If t_{WCS} ≥ t_{WCS(MIN.)}, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RWD} ≥ t_{RWD(MIN.)}, t_{CWD} ≥ t_{CWD(MIN.)}, t_{AWD} ≥ t_{AWD(MIN.)} and t_{CPWD} ≥ t_{CPWD(MIN.)}, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Fast Page Mode

Parameter	Symbol	t _{TRAC} = 50 ns		t _{TRAC} = 60 ns		t _{TRAC} = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Fast Page Mode Cycle Time	t _{PC}	35	-	40	-	45	-	ns	
Access Time from $\overline{\text{CAS}}$ Precharge	t _{ACP}	-	30	-	35	-	40	ns	
$\overline{\text{RAS}}$ Pulse Width	t _{RASP}	50	125 000	60	125 000	70	125 000	ns	
CAS Precharge Time	t _{CP}	8	-	10	-	10	-	ns	
RAS Hold Time from CAS Precharge	t _{RHCP}	30	-	35	-	40	-	ns	
Read Modify Write Cycle Time	t _{PRWC}	80	-	85	-	90	-	ns	
$\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	t _{CPWD}	55	-	60	-	65	-	ns	1


Note 1. If $t_{\text{WCS}} \geq t_{\text{WCS(MIN.)}}$, the cycle is an early write cycle and the data out will remain Hi - Z through the entire cycle. If $t_{\text{RWD}} \geq t_{\text{RWD(MIN.)}}$, $t_{\text{CWD}} \geq t_{\text{CWD(MIN.)}}$, $t_{\text{AWD}} \geq t_{\text{AWD(MIN.)}}$ and $t_{\text{CPWD}} \geq t_{\text{CPWD(MIN.)}}$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Refresh Cycle

Parameter	Symbol	t _{TRAC} = 50 ns		t _{TRAC} = 60 ns		t _{TRAC} = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
CAS Setup Time	t _{CSR}	5	-	5	-	5	-	ns	
CAS Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t _{CHR}	10	-	10	-	10	-	ns	
RAS Precharge CAS Hold Time	t _{RPC}	5	-	5	-	5	-	ns	
$\overline{\text{RAS}}$ Pulse Width ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh Cycle)	t _{RASS}	100	-	100	-	100	-	μs	1
$\overline{\text{RAS}}$ Precharge Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh Cycle)	t _{RPS}	90	-	110	-	130	-	ns	1
CAS Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh Cycle)	t _{CHS}	-50	-	-50	-	-50	-	ns	1
$\overline{\text{WE}}$ Hold Time (Hidden Refresh Cycle)	t _{WHR}	15	-	15	-	15	-	ns	


Note 1. This specification is applied only to the μPD42S16160, 42S18160.

Upper Byte Read Cycle




Remark L I/O : Hi-Z

Lower Byte Read Cycle




Remark U I/O : Hi-Z

Early Write Cycle




Remark \overline{OE} : Don't care

Upper Byte Early Write Cycle




Remark \overline{OE} , L I/O : Don't care

Lower Byte Early Write Cycle




Remark \overline{OE} , U I/O : Don't care

Late Write Cycle




Upper Byte Late Write Cycle




Remark L I/O : Don't care

Lower Byte Late Write Cycle




Remark U I/O : Don't care

Read Modify Write Cycle




Upper Byte Read Modify Write Cycle




Remark In this cycle, the input data to Lower I/O is ineffective. The data out of that remains Hi-Z.

Lower Byte Read Modify Write Cycle



Remark In this cycle, the input data to Upper I/O is ineffective. The data out of that remains Hi-Z.


Fast Page Mode Early Write Cycle



Remark $\overline{\text{OE}}$: Don't care

In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.


Fast Page Mode Upper Byte Early Write Cycle



Remark \overline{OE} , L I/O : Don't care


In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Fast Page Mode Late Write Cycle




Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Fast Page Mode Upper Byte Late Write Cycle




Remark In this cycle, the input data to Lower I/O is ineffective.
 In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Fast Page Mode Lower Byte Late Write Cycle




Remark In this cycle, the input data to Upper I/O is ineffective.
 In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Fast Page Mode Read Modify Write Cycle




Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Fast Page Mode Upper Byte Read Modify Write Cycle



Remark In this cycle, the input data to Lower I/O is ineffective. The data out of that remains Hi-Z. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

CAS Before RAS Self Refresh Cycle (Only for the μ PD42S16160, 42S18160)



Remark Address, \overline{WE} , \overline{OE} : Don't care L I/O, U I/O : Hi - Z

Cautions on Use of CAS Before RAS Self Refresh

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with burst long RAS only refresh, the following cautions must be observed.

(1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh

When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh as follows just before and after setting CAS before RAS self refresh.

μ PD42S16160 : 4 096 times within a 64 ms interval

μ PD42S18160 : 1 024 times within a 16 ms interval

(2) Normal Combined Use of CAS Before RAS Self Refresh and Burst Long RAS Only Refresh


When CAS before RAS self refresh and burst RAS only refresh are used in combination, please perform RAS only refresh as follows just before and after setting CAS before RAS self refresh.

μ PD42S16160 : 4 096 times within a 64 ms interval

μ PD42S18160 : 1 024 times within a 16 ms interval


For details, please refer to **How to use DRAM** User's Manual.

$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




Remark Address, $\overline{\text{WE}}$, $\overline{\text{OE}}$: Don't care L I/O, U I/O : Hi - Z

$\overline{\text{RAS}}$ Only Refresh Cycle




Remark $\overline{\text{WE}}$, $\overline{\text{OE}}$: Don't care L I/O, U I/O : Hi - Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)



Remark \overline{OE} : Don't care

Package Drawings

50PIN PLASTIC TSOP(II) (400 mil)




NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	21.17 MAX.	0.834 MAX.
B	1.0 MAX.	0.040 MAX.
C	0.8 (T.P.)	0.031 (T.P.)
D	0.32 ^{+0.08} _{-0.07}	0.013±0.003
E	0.1±0.05	0.004±0.002
F	1.2 MAX.	0.048 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 ^{+0.009} _{-0.008}
K	0.145 ^{+0.025} _{-0.015}	0.006±0.001
L	0.5±0.1	0.020 ^{+0.004} _{-0.005}
M	0.13	0.005
N	0.10	0.004
P	3° ^{+7°} _{-3°}	3° ^{+7°} _{-3°}

S50G5-80-7JF4

42 PIN PLASTIC SOJ (400 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P42LE-400A

ITEM	MILLIMETERS	INCHES
B	27.56 ^{+0.2} _{-0.35}	1.085 ^{+0.008} _{-0.014}
C	10.16	0.400
D	11.18±0.2	0.440±0.008
E	1.08±0.15	0.043 ^{+0.006} _{-0.007}
F	0.74	0.029
G	3.5±0.2	0.138±0.008
H	2.545±0.2	0.100±0.008
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40±0.10	0.016 ^{+0.004} _{-0.005}
N	0.12	0.005
P	9.4±0.20	0.370±0.008
Q	0.10	0.004
T	R 0.85	R 0.033
U	0.20 ^{+0.10} _{-0.05}	0.008 ^{+0.004} _{-0.002}

Recommended Soldering Conditions

The following conditions (see tables below and next page) must be met when soldering μPD42S16160, 4216160, 42S18160, 4218160.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

Types of Surface Mount Device

μPD42S16160G5, 4216160G5, 42S18160G5, 4218160G5 : 50-pin plastic TSOP (II) (400 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface : 235 °C or below, Reflow time : 30 seconds or below (210 °C or higher), Number of reflow processes : MAX. 2 Exposure limitNote : 7 days (10 hours pre-baking is required at 125 °C afterwards) [Remark] (1) Please start the second reflow process after the temperature, raised by the first reflow process, returns to normal. (2) Please avoid removing residual flux with water after the first reflow process.	IR35-107-2
VPS	Peak temperature of package : 215 °C or below, Reflow time : 40 seconds or below (200 °C or higher), Number of reflow processes : MAX. 2 Exposure limitNote : 7 days (10 hours pre-baking is required at 125 °C afterwards) [Remark] (1) Please start the second reflow process after the temperature, raised by the first reflow process, returns to normal. (2) Please avoid removing residual flux with water after the first reflow process.	VP15-107-2
Partial heating method	Terminal temperature : 300 °C or below, Time : 3 seconds or below (Per one side of the device).	_____

Note Exposure limit before soldering after dry-pack package is opened.
 Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

μPD42S16160LE, 4216160LE, 42S18160LE, 4218160LE : 42-pin plastic SOJ (400 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface : 235 °C or below, Reflow time : 30 seconds or below (210 °C or higher), Number of reflow processes : MAX. 2 Exposure limit>Note : 7 days (20 hours pre-baking is required at 125 °C afterwards) [Remark] (1) Please start the second reflow process after the temperature, raised by the first reflow process, returns to normal. (2) Please avoid removing residual flux with water after the first reflow process.	IR35-207-2
VPS	Peak temperature of package : 215 °C or below, Reflow time : 40 seconds or below (200 °C or higher), Number of reflow processes : MAX. 2 Exposure limit>Note : 7 days (20 hours pre-baking is required at 125 °C afterwards) [Remark] (1) Please start the second reflow process after the temperature, raised by the first reflow process, returns to normal. (2) Please avoid removing residual flux with water after the first reflow process.	VP15-207-2
Partial heating method	Terminal temperature : 300 °C or below, Time : 3 seconds or below (Per one side of the device).	_____

Note Exposure limit before soldering after dry-pack package is opened.
 Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".