

**OBJECTIVE
SPECIFICATIONS**

Features

- Function, pin-out, speed and drive compatibility with 54/74LS logic family
- Low power consumption characteristic of CMOS
- High-Drive-Current outputs:
 $I_{OL} = 8 \text{ mA} @ V_{OL} = 0.5V$
- Inputs and outputs interface directly with TTL, NMOS and CMOS devices
- Wide operating voltage range: 4.5V to 5.5V
- Characterized for operation over industrial and military temperature ranges:

74HCTL5: -40°C to +85°C

54HCTL5: -55°C to +125°C

Triple 3-Input NAND Gates

Description


These devices contain three independent 3-input NAND gates. They perform the Boolean functions

$$Y = \overline{A \bullet B \bullet C} \text{ or } Y = \overline{A} + \overline{B} + \overline{C}$$


Fabrication using ISI proprietary ICE-MOS process, these devices provide speeds and drive capability equivalent to their LSTTL counterparts and yet maintain CMOS power levels. The input and output voltage levels allow direct interface with TTL, NMOS and CMOS devices without any external components.

All inputs and outputs are protected from damage due to static discharge by internal diode clamps to V_{CC} and ground.

Pin Configuration



Logic Diagram



Function Table

(Each Gate)

Inputs			Output
A	B	C	Y
H	H	H	L
L	X	X	H
X	L	X	H
X	X	L	H

Absolute Maximum Ratings*

<i>Supply Voltage Range, V_{cc}</i>	-0.5V to 7V
<i>DC Input Diode Current, I_{IX}</i> ($V_I < -0.5V$ or $V_I > V_{cc} + 0.5V$).....	$\pm 20\text{ mA}$
<i>DC Output Diode Current, I_{OX}</i> ($V_O < -0.5V$ or $V_O > V_{cc} + 0.5V$).....	$\pm 20\text{ mA}$
<i>Continuous Output Current Per Pin, I_o</i> ($-0.5V < V_o < V_{cc} + 0.5V$).....	$\pm 35\text{ mA}$
<i>Continuous Current Through V_{cc} or GND pins</i>	$\pm 125\text{ mA}$
<i>Storage Temperature Range, T_{STG}</i>	-65°C to +150°C
<i>Power Dissipation Per Package, P_D •</i>	500 mW

*Absolute Maximum Ratings are those values beyond which permanent damage to the device may occur. These are stress ratings only and functional operation of the device at or beyond them is not implied. Long exposure to these conditions may affect device reliability.

- *Power Dissipation temperature derating:*
Plastic Package (N): -12mW/°C from 65°C to 85°C
Ceramic Package (J): -12mW/°C from 100°C to 125°C

Recommended Operating Conditions

<i>Supply Voltage, V_{cc}</i>	4.5V to 5.5V
<i>DC Input & Output Voltages*, V_{IN}, V_{OUT}</i>	0V to V_{cc}

Operating Temperature

Range	74HCTLs -40°C to +85°C	54HCTLs: -55°C to +125°C
<i>Typ</i>		

Input Rise & Fall Times, t_r, t_f Max 500 ns

*Unused inputs must always be tied to an appropriate logic voltage level (either V_{cc} or GND)

DC Electrical Characteristics ($V_{cc} = 5V \pm 10\%$ Unless Otherwise Specified)

Sym	Parameter	Test Conditions	<i>74HCTLs</i>		<i>54HCTLs</i>	Unit
			<i>T_A = 25°C</i>	<i>T_A = -40°C to +85°C</i>		
V_{IH}	<i>Minimum High-Level Input Voltage</i>		2.0	2.0	2.0	V
V_{IL}	<i>Maximum Low-Level Input Voltage</i>		0.8	0.8	0.8	V
V_{OH}	<i>Minimum High-Level Output Voltage</i>	$V_{IN} = V_{IH}$ or V_{IL} $I_o = -20\text{ }\mu\text{A}$ $I_o = -4\text{ mA}$	V_{cc} 4.2	$V_{cc} - 0.1$ 3.98	$V_{cc} - 0.1$ 3.84	V 3.7
V_{OL}	<i>Maximum Low-Level Output Voltage</i>	$V_{IN} = V_{IH}$ or V_{IL} $I_o = 20\text{ }\mu\text{A}$ $I_o = 4\text{ mA}$ $I_o = 8\text{ mA}$	0	0.1 0.26 0.39	0.1 0.33 0.5	0.1 0.4
I_{IN}	<i>Maximum Input Current</i>	$V_{IN} = V_{cc}$ or GND		± 0.1	± 1.0	μA
I_{cc}	<i>Maximum Quiescent Supply Current</i>	$V_{IN} = V_{cc}$ or GND $I_{out} = 0\text{ }\mu\text{A}$		2.0	20.0 40.0	μA

AC Electrical Characteristics (Input t_r , $t_f \leq 6$ ns), HCTLs10

Sym	Parameter	Conditions •	$T_A = 25^\circ C$ $V_{CC} = 5.0V$		$T_A = -40^\circ C$ to $+85^\circ C$ $V_{CC} = 5.0V \pm 10\%$	$T_A = -55^\circ C$ to $+125^\circ C$ $V_{CC} = 5.0V \pm 10\%$	Unit
			Typ	Guaranteed Limits			
t_{PLH}	<i>Maximum Propagation Delay</i>	$C_L = 50$ pF	9	15	18	22	ns
t_{PHL}			10	15	18	22	
C_{IN}	<i>Maximum Input Capacitance</i>		5				pF
C_{PD}	<i>Power Dissipation Capacitance*</i>	(per gate)	15				pF

* C_{PD} determines the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$

• For AC switching test circuits and timing waveforms see section 2.