



PI74AVC16373
PI74AVCH16373

**16-Bit Transparent D-Type Latch
with 3-State Outputs**

Product Features

- Designed for low voltage operation, V_{CC} from 1.65V to 3.6V
- Sub 2.0ns delays at 2.5V and 3.3V
- Dynamic Impedance Control on outputs, current drive $> \pm 24\text{mA}$ at 2.5V V_{CC}
- Patented noise reduction circuit
- I/O Tolerant to 3.6V, Inputs and Outputs for mixed voltage systems
- Supports live insertion
- Industrial operation at -40°C to $+85^{\circ}\text{C}$
- Available Packages:
 - 48-pin 240 mil wide plastic TSSOP (A48)
 - 48-pin 173 mil wide plastic TVSOP (K48)

Product Description

Pericom Semiconductor’s PI74AVC series of logic circuits are produced using the Company’s advanced 0.35 micron CMOS technology, achieving industry leading speed.


The 16-bit transparent D-type latch is designed for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. This device can be used as two 8-bit latches or one 16-bit latch. When the Latch Enable (LE) input is HIGH, the Q outputs follow the (D) inputs. When LE is taken LOW, the Q outputs are latched at the levels set up at the D inputs.

A buffered Output Enable ($\overline{\text{OE}}$) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state in which the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. $\overline{\text{OE}}$ does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high impedance state.

To ensure the high impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The PI74AVCH16373 has “Bus Hold” which retains the data input’s last state whenever the data input goes to high-impedance preventing “floating” inputs and eliminating the need for pullup/down resistors.

Logic Block Diagram



Product Pin Description

Pin Name	Description
\overline{OE}	Output Enable Input (Active LOW)
LE	Latch Enable (Active HIGH)
Dx	Data Inputs
Qx	3-State Outputs
GND	Ground
VCC	Power


Truth Table⁽¹⁾

Inputs			Outputs
\overline{OE}	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q ₀
H	X	X	Z

Notes:

- H = High Signal Level
L = Low Signal Level
X = Irrelevant
Z = High Impedance

Product Pin Configuration





ADVANCE INFORMATION

PI74AVC373/PI74AVCH16373
16-Bit Transparent D-Type Latch
with 3-State Outputs

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-40°C to +85°C
Input Voltage Range, V_{IN}	-0.5V to $V_{CC} + 0.5V$
Output Voltage Range, V_{OUT}	-0.5V to $V_{CC} + 0.5V$
DC Input Voltage	-0.5V to +5.0V
DC Output Current	100 mA
Power Dissipation	1.0W

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics (Over the Operating Range, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{CC} = 3.3V \pm 10\%$)

Parameters	Description	Test Conditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units
V_{CC}	Supply Voltage		2.3		3.6	
$V_{IH}^{(3)}$	Input HIGH Voltage	$V_{CC} = 2.3V$ to $2.7V$	1.7			
		$V_{CC} = 2.7V$ to $3.6V$	2.0			
$V_{IL}^{(3)}$	Input LOW Voltage	$V_{CC} = 2.3V$ to $2.7V$			0.7	
		$V_{CC} = 2.7V$ to $3.6V$			0.8	
$V_{IN}^{(3)}$	Input Voltage		0		V_{CC}	
$V_{OUT}^{(3)}$	Output Voltage		0		V_{CC}	
V_{OH}	Output HIGH Voltage	$I_{OH} = -100\mu\text{A}$, $V_{CC} = \text{Min. to Max.}$	$V_{CC} - 0.2$			
		$V_{IH} = 1.7V$, $I_{OH} = -6\text{mA}$, $V_{CC} = 2.3V$	2.0			
		$V_{IH} = 1.7V$, $I_{OH} = -12\text{mA}$, $V_{CC} = 2.3V$	1.7			
		$V_{IH} = 2.0V$, $I_{OH} = -12\text{mA}$, $V_{CC} = 2.7V$	2.2			
		$V_{IH} = 2.0V$, $I_{OH} = -12\text{mA}$, $V_{CC} = 3.0V$	2.4			
		$V_{IH} = 2.0V$, $I_{OH} = -24\text{mA}$, $V_{CC} = 3.0V$	2.0			
V_{OL}	Output LOW Voltage	$I_{OL} = 100\mu\text{A}$, $V_{IL} = \text{Min. to Max.}$			0.2	
		$V_{IL} = 0.7V$, $I_{OL} = 6\text{mA}$, $V_{CC} = 2.3V$			0.4	
		$V_{IL} = 0.7V$, $I_{OL} = 12\text{mA}$, $V_{CC} = 2.3V$			0.7	
		$V_{IL} = 0.8V$, $I_{OL} = 12\text{mA}$, $V_{CC} = 2.7V$			0.4	
		$V_{IL} = 0.8V$, $I_{OL} = 24\text{mA}$, $V_{CC} = 3.0V$			0.55	
$I_{OH}^{(3)}$	Output HIGH Current	$V_{CC} = 2.3V$			-12	
		$V_{CC} = 2.7V$			-12	
		$V_{CC} = 3.0V$			-24	
$I_{OL}^{(3)}$	Output LOW Current	$V_{CC} = 2.3V$			12	
		$V_{CC} = 2.7V$			12	
		$V_{CC} = 3.0V$			24	



ADVANCE INFORMATION

PI74AVC373/PI74AVCH16373
16-Bit Transparent D-Type Latch
with 3-State Outputs

DC Electrical Characteristics-Continued (Over the Operating Range, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{CC} = 3.3\text{V} \pm 10\%$)

Parameters	Description	Test Conditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units
I_{IN}	Input Current	$V_{IN} = V_{CC}$ or GND, $V_{CC} = 3.6\text{V}$			± 5	μA
$I_{IN (HOLD)}$	Input Hold Current	$V_{IN} = 0.7\text{V}$, $V_{CC} = 2.3\text{V}$	45			
		$V_{IN} = 1.7\text{V}$, $V_{CC} = 2.3\text{V}$	-45			
		$V_{IN} = 0.8\text{V}$, $V_{CC} = 3.0\text{V}$	75			
		$V_{IN} = 2.0\text{V}$, $V_{CC} = 3.0\text{V}$	-75			
		$V_{IN} = 0$ to 3.6V , $V_{CC} = 3.6\text{V}$			± 500	
I_{OZ}	Output Current (3-STATE Outputs)	$V_{OUT} = V_{CC}$ or GND, $V_{CC} = 3.6\text{V}$			± 10	
I_{CC}	Supply Current	$V_{CC} = 3.6\text{V}$, $I_{OUT} = 0\mu\text{A}$, $V_{IN} = \text{GND}$ or V_{CC}			40	
ΔI_{CC}	Supply Current per Input @ TTL HIGH	$V_{CC} = 3.0\text{V}$ to 3.6V One Input at $V_{CC} - 0.6\text{V}$ Other Inputs at V_{CC} or GND			750	
C_I	Control Inputs	$V_{IN} = V_{CC}$ or GND, $V_{CC} = 3.3\text{V}$		3		pF
	Data Inputs			6		
C_O	Outputs	$V_O = V_{CC}$ or GND, $V_{CC} = 3.3\text{V}$		7		

Notes:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V_{CC} = 3.3\text{V}$, $+25^\circ\text{C}$ ambient and maximum loading.
3. Unused Control Inputs must be held HIGH or LOW to prevent them from floating.

Timing Requirements over Operating Range

Parameters	Description	$V_{CC} = 2.5\text{V} \pm 0.2\text{V}$		$V_{CC} = 2.7\text{V}$		$V_{CC} = 3.3\text{V} \pm 0.3\text{V}$		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
t_W	Pulse Duration LE HIGH or LOW	3.3		3.3		3.3		ns
t_{SU}	Setup Time Data Before LE \downarrow	1.0		1.0		1.1		
t_H	Hold Time Data After LE \downarrow	1.5		1.7		1.4		
$\Delta t/\Delta v^{(1)}$	Input Transition Rise or Fall	0	10	0	10	0	10	ns/V

Note:

1. Unused control inputs must be held HIGH or LOW to prevent them from floating.



Switching Characteristics over Operating Range⁽¹⁾

Parameters	From (INPUT)	To (OUTPUT)	V _{CC} = 2.5V ±0.2V		V _{CC} = 2.7V		V _{CC} = 3.3V ±0.3V		Units
			Min. ⁽²⁾	Max.	Min.	Max.	Min. ⁽²⁾	Max.	
t _{PD}	D	Q	1.0	4.5		4.3	1.1	3.6	MHz
t _{PD}	LE		1.0	5.9		4.6	1.0	3.9	ns
t _{EN}	$\overline{\text{OE}}$		1.0	6.0		5.7	1.0	4.7	
t _{DIS}	$\overline{\text{OE}}$		1.9	5.1		4.5	1.4	4.1	

Notes:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

Operating Characteristics, T_A = 25°C

Parameter		Test Conditions	V _{CC} = 2.5V ±0.2V	V _{CC} = 3.3V ±0.3V	Units
			Typ.		
C _{PD} Power Dissipation Capacitance	Outputs Enabled	C _L = 50pF, f = 10 MHz	19	22	pF
	Outputs Disabled		4	5	