

**128Kx8 SRAM**




PRELIMINARY \*

**PLASTIC PLUS™ FEATURES**

- Access Times 55, 70, 85nS
- Standard Commercial Off-The-Shelf (COTS) Memory Devices for Extended Temperature Range
- JEDEC Standard Packages:
  - 32 Pin 600mil Plastic DIP
  - 32 Lead 525mil Plastic SOP
  - 32 Lead TSOP(I) Forward and Reverse
- Electrical and Speed Characteristics for:
  - Military Temperature (-55°C to +125°C)
  - Industrial Temperature (-40°C to +85°C)
- Burn-in and Temperature Cycle Available
- Organized as 128K x 8

- 5 Volt Power Supply
- Low Power CMOS, 35mW typ.
- Battery Back-Up Operation
- Reliability Test Data Available:
  - High Temperature Operating Life
  - High Temperature Storage
  - Pressure Cooker Test
  - Wet High Temperature Operating Life
  - Thermal Shock
  - Temperature Cycling

\* This data sheet describes a product under development and is subject to change without notice.

**Plastic  
SRAM****PIN CONFIGURATIONS****TSOP(I) FORWARD  
TOP VIEW****TSOP(I) REVERSE  
TOP VIEW****DIP  
SOP  
TOP VIEW****PIN DESCRIPTION**

A0-16	Address Inputs
I/O0-7	Data Input/Output
CS1 - CS2	Chip Selects
OE	Output Enable
WE	Write Enable
Vcc	+5.0V Power
Vss	Ground

**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Min	Max	Unit
Operating Temperature (Mil.)	T <sub>A</sub>	-55	+125	°C
Operating Temperature (Ind.)	T <sub>A</sub>	-40	+85	°C
Storage Temperature	T <sub>STG</sub>	-65	+150	°C
Signal Voltage Relative to GND	V <sub>S</sub>	-0.5	V <sub>CC</sub> + 0.5	V
Supply Voltage	V <sub>CC</sub>	-0.5	7.0	V

**RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V
Input High Voltage	V <sub>IH</sub>	2.2	V <sub>CC</sub> + 0.5	V
Input Low Voltage	V <sub>IL</sub>	-0.3	+0.8	V
Operating Temperature (Mil.)	T <sub>A</sub>	-55	+125	°C
Operating Temperature (Ind.)	T <sub>A</sub>	-40	+85	°C

**TRUTH TABLE**

CS <sub>1</sub>	CS <sub>2</sub>	WE	OE	Mode	I/O Pin	V <sub>CC</sub> Current
H	X	X	X	Power Down	High-Z	I <sub>SB</sub> , I <sub>SDL</sub>
X	L	X	X	Power Down	High-Z	I <sub>SB</sub> , I <sub>SDL</sub>
L	H	H	H	Out Disable	High-Z	I <sub>CC</sub>
L	H	H	L	Read	Dout	I <sub>CC</sub>
L	H	L	X	Write	Din	I <sub>CC</sub>

**CAPACITANCE**(T<sub>A</sub> = +25°C)

Parameter	Symbol	Condition	Max	Unit
Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0V, f = 1.0MHz	6	pF
Output capacitance	C <sub>OUT</sub>	V <sub>OUT</sub> = 0V, f = 1.0MHz	8	pF


This parameter is guaranteed by design but not tested.

**DC CHARACTERISTICS**(V<sub>CC</sub> = 5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = -55°C to +125°C)

Parameter	Symbol	Conditions	Min	Max	Units
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> = 5.5, V <sub>IN</sub> = GND to V <sub>CC</sub>		10	μA
Output Leakage Current	I <sub>LO</sub>	$\overline{CS}_1 = V_{IH}$ , CS <sub>2</sub> = V <sub>IL</sub> , $\overline{OE} = V_{IH}$ , V <sub>OUT</sub> = GND to V <sub>CC</sub>		10	μA
Operating Supply Current	I <sub>CC</sub>	$\overline{CS}_1 = V_{IL}$ , CS <sub>2</sub> = $\overline{V_{IH}}$ , $\overline{OE} = V_{IH}$ , f = 5MHz, V <sub>CC</sub> = 5.5		30	mA
Standby Current	I <sub>SB</sub>	$\overline{CS}_1 = V_{IH}$ , CS <sub>2</sub> = $\overline{OE} = V_{IH}$ , f = 5MHz, V <sub>CC</sub> = 5.5		0.25	mA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2.1mA, V <sub>CC</sub> = 4.5		0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1.0mA, V <sub>CC</sub> = 4.5	2.4		V

NOTE: DC test conditions: V<sub>IL</sub> = 0.3V, V<sub>IH</sub> = V<sub>CC</sub> - 0.3V**DATA RETENTION CHARACTERISTICS**(T<sub>A</sub> = -55°C to +125°C)

Parameter	Symbol	Conditions				Units
			Min	Typ	Max	
Data Retention Supply Voltage	V <sub>DR</sub>	CS <sub>1</sub> Controlled: CS <sub>1</sub> ≥ V <sub>CC</sub> - 0.2V, CS <sub>2</sub> ≥ V <sub>CC</sub> - 0.2V CS <sub>2</sub> Controlled: CS <sub>2</sub> ≤ 0.2V	2.0		5.5	V
Data Retention Current	I <sub>CCDR</sub>	V <sub>CC</sub> = 3V		3	180	μA

**AC TEST CIRCUIT****AC TEST CONDITIONS**

Parameter	Typ	Unit
Input Pulse Levels	V <sub>IL</sub> = 0, V <sub>IH</sub> = 3.0	V
Input Rise and Fall	5	nS
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

**NOTES:**

V<sub>Z</sub> is programmable from -2V to +7V.  
I<sub>OL</sub> & I<sub>OH</sub> programmable from 0 to 16mA.  
Tester Impedance Z<sub>0</sub> = 75 Ω.  
V<sub>Z</sub> is typically the midpoint of V<sub>OH</sub> and V<sub>OL</sub>.  
I<sub>OL</sub> & I<sub>OH</sub> are adjusted to simulate a typical resistive load circuit.  
ATE tester includes jig capacitance.



**AC CHARACTERISTICS**  
(V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 0V, T<sub>A</sub> = -55°C to +125°C)





Parameter	Symbol	<u>-55</u>		<u>-70</u>		<u>-85</u>		Units
		Min	Max	Min	Max	Min	Max	
Read Cycle								
Read Cycle Time	t <sub>RC</sub>	55		70		85		nS
Address Access Time	t <sub>AA</sub>		55		70		85	nS
Output Hold from Address Change	t <sub>OH</sub>	5		5		5		nS
Chip Select Access Time	t <sub>ACS</sub>		55		70		85	nS
Output Enable to Output Valid	t <sub>OE</sub>		25		35		45	nS
Chip Select to Output in Low Z	t <sub>CLZ'</sub>	10		10		10		nS
Output Enable to Output in Low Z	t <sub>OLZ'</sub>	5		5		5		nS
Chip Disable to Output in High Z	t <sub>CHZ'</sub>		20		25		30	nS
Output Disable to Output in High Z	t <sub>OHZ'</sub>		20		25		30	nS


1. This parameter is guaranteed by design but not tested.

**AC CHARACTERISTICS**  
(V<sub>CC</sub> = 5.0V, T<sub>A</sub> = -55°C to +125°C)


Parameter	Symbol	<u>-55</u>		<u>-70</u>		<u>-85</u>		Units
		Min	Max	Min	Max	Min	Max	
Write Cycle								
Write Cycle Time	t <sub>WC</sub>	55		70		85		nS
Chip Select to End of Write	t <sub>CW</sub>	45		60		70		nS
Address Valid to End of Write	t <sub>AW</sub>	50		60		70		nS
Data Valid to End of Write	t <sub>DW</sub>	25		30		35		nS
Write Pulse Width	t <sub>WP</sub>	40		50		55		nS
Address Setup Time	t <sub>AS</sub>	0		0		0		nS
Address Hold Time	t <sub>AH</sub>	0		0		0		nS
Output Active from End of Write	t <sub>OW'</sub>	5		5		5		nS
Write Enable to Output in High Z	t <sub>WHZ'</sub>		20		25		30	nS
Data Hold Time	t <sub>DH</sub>	0		0		0		nS

1. This parameter is guaranteed by design but not tested.

**TIMING WAVEFORM - READ CYCLE****WRITE CYCLE 1****WRITE CYCLES 2 & 3**


**32 LEAD, PLASTIC SOP (525 mil) PACKAGE DIMENSION**

DIMENSIONS IN MILLIMETERS AND (INCHES)

**32 PIN, PLASTIC DIP PACKAGE DIMENSION**




32 LEAD, PLASTIC TSOP I FORWARD PACKAGE DIMENSION



DIMENSIONS IN MILLIMETERS AND (INCHES)

32 LEAD, PLASTIC TSOP I REVERSE PACKAGE DIMENSION



DIMENSIONS IN MILLIMETERS AND (INCHES)

**ORDERING INFORMATION****W P S 128K 8 X - XXX X X****DEVICE GRADE:**

M = Military Temperature -55°C to +125°C

I = Industrial Temperature -40°C to +85°C

**PACKAGE:**

W = 32 pin 600mil Plastic DIP

G = 32 lead SOP (525 mil)

TF = 32 TSOP(I) Forward

TR = 32 TSOP(I) Reverse

**ACCESS TIME in nS****IMPROVEMENT MARK**

B = Burn-in

T = Temperature Cycle

C = Burn-in and Temperature Cycle

**ORGANIZATION, 128K x 8****SRAM****PLASTIC PLUS™****WHITE MICROELECTRONICS**