DS05-11305-5E

MEMORY cmos 1 M × 16 BIT HYPER PAGE MODE DYNAMIC RAM

MB8116165B-50/-60

CMOS 1,048,576 × 16 Bit Hyper Page Mode Dynamic RAM

■ DESCRIPTION

The Fujitsu MB8116165B is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 16-bit increments. The MB8116165B features a "hyper page" mode of operation whereby high-speed random access of up to 256×16 bits of data within the same row can be selected. The MB8116165B DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB8116165B is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.


The MB8116165B is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and two-layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB8116165B are not critical and all inputs are TTL compatible.

■ PRODUCT LINE & FEATURES

Para	meter	MB8116165B-50	MB8116165B-60
RAS Access Time		50 ns max.	60 ns max.
Random Cycle Time		84 ns min.	104 ns min.
Address Access Tim	e	25 ns max.	30 ns max.
CAS Access Time		15 ns max.	15 ns max.
Hyper Page Mode C	ycle Time	20 ns min.	25 ns min.
Low Power	Operating Current	660 mW max.	550 mW max.
Dissipation	Standby Current	11 mW max. (TTL level) / 5	5.5 mW max. (CMOS level)

- 1,048,576 words × 16 bits organization
- Silicon gate, CMOS, Advanced Stacked Capacitor Cell
- All input and output are TTL compatible
- 4,096 refresh cycles every 65.6 ms
- Early write or OE controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Hyper Page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


■ PACKAGE




Package and Ordering Information

- 42-pin plastic (400 mil) SOJ, order as MB8116165B-xxPJ
- 50-pin plastic (400 mil) TSOP(II) with normal bend leads, order as MB8116165B-xxPFTN

■ PIN ASSIGNMENTS AND DESCRIPTIONS





■ FUNCTIONAL TRUTH TABLE

Operation		Clock Input					dress iput	Input/Output Data						
Mode	RAS	TCVC	UCAS	WE	ŌE	Dow	Column	DQ₁ 1	DQ ₁ to DQ ₈		O DQ16	Refresh	Note	
	nas	LCAS	UCAS	**		HOW	Column	Input	Output	Input	Output			
Standby	Н	Н	Н	Х	Х	_	_	_	High-Z		High-Z	_		
Read Cycle	L	LHL	H	Н	L	Valid	Valid		Valid High-Z Valid	_	High-Z Valid Valid		tncs ≥ tncs (min)	
Write Cycle (Early Write)	L	LHL	H L L	L	х	Valid	Valid	Valid — Valid	High-Z	— Valid Valid	High-Z	Yes*	twcs≥ twcs (min)	
Read-Modify- Write Cycle	L	L H L	H L L	H→L	L→H	Valid	Valid	Valid — Valid	Valid High-Z Valid	 Valid Valid	High-Z Valid Valid	Yes*		
RAS-only Refresh Cycle	L	Н	Н	X	Х	Valid	Х		High-Z		High-Z	Yes		
CAS-before- RAS Refresh Cycle	L	L	L	X	Х	X	Х		High-Z		High-Z	Yes	tcsn ≥ tcsn (min)	
Hidden Refresh Cycle	H→L	LIL	Η⊔⊔	Н→Х	L	Х	Х		Valid High-Z Valid		High-Z Valid Valid	Yes	Previous data is kept.	

X: "H" or "L"

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty input bits are required to decode any sixteen of 16,777,216 cell addresses in the memory matrix. Since only twelve address bits (A₀ to A₁₁) are available, the column and row inputs are separately strobed by LCAS or UCAS and RAS as shown in Figure 1. First, twelve row address bits are input on pins A₀-through-A₁₁ and latched with the row address strobe (RAS) then, eight column address bits are input and latched with the column address strobe (LCAS or UCAS). Both row and column addresses must be stable on or before the falling edges of RAS and LCAS or UCAS, respectively. The address latches are of the flow-through type; thus, address information appearing after that (min) + tr is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated; when WE is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways: an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or $\overline{LCAS}/UCAS$, whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data of $\overline{DQ_0}$ to $\overline{DQ_0}$ is strobed by \overline{LCAS} and $\overline{DQ_0}$ to $\overline{DQ_0}$ is strobed by \overline{UCAS} and the setup/hold times are referenced to each \overline{LCAS} and \overline{UCAS} because \overline{WE} goes Low before $\overline{LCAS}/UCAS$. In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after $\overline{LCAS}/UCAS$; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

^{* :} It is impossible in Hyper Page Mode.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

trac: from the falling edge of RAS when tred (max) is satisfied.

teac: from the falling edge of ECAS (for DQ1 to DQ8) UCAS (for DQ9 to DQ16) when the falling edge of ECAS (for DQ1 to DQ8) UCAS (for DQ9 to DQ16) when the falling edge of ECAS (for DQ1 to DQ8).

taa : from column address input when trad is greater than trad (max), and trad (max) is satisfied.

toea: from the falling edge of OE when OE is brought Low after trac, toac, or taa.

toez: from OE inactive.

toff: from CAS inactive while RAS inactive.
toff: from RAS inactive while CAS inactive.
twez: from WE active while CAS inactive.

The data remains valid before either \overline{OE} is inactive, or both \overline{RAS} and \overline{LCAS} (and/or \overline{UCAS}) are inactive, or \overline{CAS} is reactived. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

HYPER PAGE MODE OPERATION

The hyper page mode operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, \overline{RAS} is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (within column address locations), any of 256×16 bits can be accessed and, when multiple MB8116165Bs are used, \overline{CAS} is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when \overline{CAS} is inactive until \overline{CAS} is reactivated.

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	Vin, Vout	-0.5 to +7.0	V
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +7.0	V
Power Dissipation	Po	1.0	W
Short Circuit Output Current	louт	-50 to +50	mA
Operating Temperature	Tope	0 to +70	°C
Storage Temperature	Тѕтс	-55 to +125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum rating conditions. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.
Supply Voltage	*1	Vcc	4.5	5.0	5.5	V	
Supply Voltage	'	Vss	0	0	0] v	0°C to +70°C
Input High Voltage, All Inputs	*1	Vін	2.4	_	6.5	٧	0 0 (0 +70 0
Input Low Voltage, All Inputs*	*1	VıL	-0.3	_	0.8	V	

^{*:} Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

Parameter	Symbol	Max.	Unit
Input Capacitance, A₀ to A₁₁	C _{IN1}	5	pF
Input Capacitance, RAS, LCAS, UCAS, WE, OE	C _{IN2}	5	pF
Input/Output Capacitance, DQ1 to DQ16	C∞	7	pF

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note 3

Parameter	Notes		Cumb al	Condition	Value			Unit
Parameter	Notes		Symbol	Condition	Min.	Тур.	Max.	Unit
Output High Voltage	*1		Vон	lон = −5.0 mA	2.4	_	_	v
Output Low Voltage	*1		Vol	loL = +4.2 mA		_	0.4	\ \ \
Input Leakage Current (Any Input) Output Leakage Current		lı(L)	$ \begin{array}{l} 0 \ V \leq V_{IN} \leq V_{CC}; \\ 4.5 \ V \leq V_{CC} \leq 5.5 \ V; \\ V_{SS} = 0 \ V; \ All \ other \ pins \\ not \ under \ test = 0 \ V \end{array} $	-10	_	10	μА	
			IDO(L)	0 V ≤ Voυτ ≤ Vcc; 4.5 V ≤ Vcc ≤ 5.5 V; Data out disabled	-10	_	10	
Operating Current	*2	MB8116165B-50		RAS & LCAS,			120	A
(Average Power Supply Current)	2	MB8116165B-60	lcc ₁	UCAS cycling; tsc = min			100	mA
Standby Current	*2	TTL Level	laa-	RAS = LCAS = UCAS = VIH			2.0	mA
(Power Supply Current)	۷	CMOS Level	- Icc2	RAS = LCAS = UCAS ≥ Vcc -0.2 V			1.0	mA
Refresh Current #1	*2	MB8116165B-50	1	ECAS = UCAS = VIH,			120	А
(Average Power Supply Current)	2	MB8116165B-60	- Іссз	RAS cycling; trc = min			100	m A
Hyper Page Mode	*0	MB8116165B-50		RAS = VIL,		_	120	
Current	*2	MB8116165B-60	lcc4	LCAS = UCAS cycling; thec = min	_		100	mA
Refresh Current #2	**	MB8116165B-50		RAS cycling;			120	
(Average Power Supply Current)	*2	MB8116165B-60	lcc5	CAS-before-RAS; tsc = min		_	100	mA

■ AC CHARACTERISTICS


(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5


No.	Parameter	Notes	Cumbal	MB8116	165B-50	MB8116	Unit	
NO.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
1	Time between Refresh		t REF	_	65.6	_	65.6	ms
2	Random Read/Write Cycle Time		tnc	84	_	104	_	ns
3	Read-Modify-Write Cycle Time		trwc	114	_	138	_	ns
4	Access Time from RAS	*6,9	trac	_	50	_	60	ns
5	Access Time from CAS	*7,9	tcac	_	15	_	15	ns
6	Column Address Access Time	*8,9	taa	_	25	_	30	ns
7	Output Hold Time		tон	3	l –	3	_	ns
8	Output Hold Time from CAS		t онс	5	_	5	_	ns
9	Output Buffer Turn On Delay Time		ton	0	_	0	_	ns
10	Output Buffer Turn Off Delay Time	*10	toff	_	13	_	15	ns
11	Output Buffer Turn Off Delay Time from RAS	*10	tofr	_	13	_	15	ns
12	Output Buffer Turn Off Delay Time from WE	*10	twez	_	13	_	15	ns
13	Transition Time		tτ	1	50	1	50	ns
14	RAS Precharge Time		tap	30	_	40	_	ns
15	RAS Pulse Width		tras	50	100000	60	100000	ns
16	RAS Hold Time		tязн	15	_	15	_	ns
17	CAS to RAS Precharge Time	*21	tcrp	5	_	5	_	ns
18	RAS to CAS Delay Time	*11,12,22	trco	11	35	14	45	ns
19	CAS Pulse Width		tcas	7	_	10	_	ns
20	CAS Hold Time		ţсsн	38	_	40	_	ns
21	CAS Precharge Time (Normal)	*19	tcpn	7	_	10	<u>—</u>	ns
22	Row Address Setup Time		tasr	0	_	0	<u>—</u>	ns
23	Row Address Hold Time		trан	7	_	10	_	ns
24	Column Address Setup Time		tasc	0	_	0	_	ns
25	Column Address Hold Time		tcan .	7	_	10	_	ns
26	Column Address Hold Time from RAS		tar	18	_	24	_	ns
27	RAS to Column Address Delay Time	*13	trad	9	25	12	30	ns
28	Column Address to RAS Lead Time		†RAL	25	_	30	_	ns
29	Column Address to CAS Lead Time		†CAL	18	_	23	_	ns
30	Read Command Setup Time		trcs	0	_	0	_	ns
31	Read Command Hold Time Referenced to RAS	*14	t ввн	0	_	0	_	ns


Min. Max. Min. Max. Min. Max.	Г <u>.</u> .				MB8116	5165B-50	MB8116	165B-60	
33 Write Command Setup Time *15,20 twcs 0 0 ns 34 Write Command Hold Time twc+ 7 10 ns 35 Write Command Hold Time twc+ 7 10 ns 36 WE Pulse Width twe 7 10 ns 37 Write Command to RAS Lead Time trw- 13 15 ns 38 Write Command to CAS Lead Time trw- 13 15 ns 39 DIN Setup Time tos 0 0 ns 40 DIN Hold Time tw- 7 10 ns 41 Data Hold Time from RAS town 18 24 ns 42 RAS to WE Delay Time *20 tsw0 65 77 ns 43 CAS to WE Delay Time *20 tsw0 30 32 ns 44 Column Address to WE Delay Time *20 tsw0 40 47 ns 45 Time (Refresh Cycles) tsipe 5 5 ns 46 CAS Setup Time for CAS-before-RAS tcsis 0 0 ns 47 CAS Hold Time for CAS-before-RAS tcsis 0 0 ns 48 Access Time from OE *9 toca 15 15 ns 49 Output Buffer Turn Off Delay from *10 tocz 13 15 ns 50 OE to RAS Lead Time for Valid Data tcsis 5 5 ns 51 OE to CAS Lead Time tcox 5 5 ns 52 CAS to Data In Delay Time tcox 5 5 ns 53 OE to Data In Delay Time tcox 5 5 ns 54 RAS to Data In Delay Time *16 toch 5 5 ns 55 CAS to Data In Delay Time *17 tozo 0 0 ns 56 DIN to CAS Delay Time *17 tozo 0 0 ns 56 OE Hold Time Referenced to CAS toch *17 tozo 0 0 ns 56 OE Hold Time Referenced to CAS toch *17 tozo 0 0 ns 57 DIN to CAS Delay Time *17 tozo 0 0 ns 59 OE Hold Time Referenced to CAS toch *18 toch *19 to	No.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
34 Write Command Hold Time two T	32		*14	t всн	0	_	0	_	ns
35 Write Command Hold Time from RAS 18	33	Write Command Setup Time	*15,20	twcs	0	_	0		ns
36 WE Pulse Width	34	Write Command Hold Time		twcн	7	_	10	_	ns
37 Write Command to RAS Lead Time tww. 13 15 ns	35	Write Command Hold Time from RAS		twcn	18	_	24	_	ns
38 Write Command to CAS Lead Time town T	36	WE Pulse Width		tw₽	7	_	10	_	ns
39 DIN Setup Time 10s 0 0 ns	37	Write Command to RAS Lead Time		†RWL	13	_	15	_	ns
A0	38	Write Command to CAS Lead Time		tcwL	7	_	10	_	ns
A1	39	DIN Setup Time		tos	0	_	0	_	ns
HAS to WE Delay Time *20 trawd 65	40	DIN Hold Time		tон	7	_	10	_	ns
43 CAS to WE Delay Time *20 towo 30 — 32 — ns 44 Column Address to WE Delay Time *20 tawn 40 — 47 — ns 45 RAS Precharge Time to CAS Active Time (Refresh Cycles) tape 5 — 5 — ns 46 CAS Setup Time for CAS-before-RAS Refresh tcsR 0 — 0 — ns 47 CAS Hold Time for CAS-before-RAS Refresh tcsR 10 — 10 — ns 48 Access Time from OE *9 toEA — 15 — ns 48 Access Time from OE *9 toEA — 15 — ns 48 Access Time from OE *9 toEA — 15 — ns 49 Output Buffer Turn Off Delay from OE *10 toEA — 13 — 15 ns 50 OE to RAS Lead Time for Valid Data toEA <	41	Data Hold Time from RAS		t _{DHR}	18	_	24	_	ns
44 Column Address to WE Delay Time *20 tawo 40 — 47 — ns 45 RAS Precharge Time to CAS Active Time (Refresh Cycles) trape 5 — 5 — ns 46 CAS Setup Time for CAS-before-RAS Refresh tcsa 0 — 0 — ns 47 CAS Hold Time for CAS-before-RAS Refresh tcha 10 — 10 — ns 48 Access Time from OE *9 toea — 15 — ns 49 Output Buffer Turn Off Delay from OE *10 toea — 15 — 15 ns 50 OE to RAS Lead Time for Valid Data toea — 13 — 15 ns 51 OE to CAS Lead Time tcoa 5 — 5 — ns 52 OE Hold Time Referenced to WE *16 toeh 5 — 5 — ns 53 OE to Data In Delay Time toeb	42	RAS to WE Delay Time	*20	t RWD	65	_	77	_	ns
HAS Precharge Time to CAS Active Time (Refresh Cycles) terec 5 5 ns	43	CAS to WE Delay Time	*20	tcwo	30	_	32	_	ns
Time (Refresh Cycles)	44	Column Address to WE Delay Time	*20	ţawd	40	_	47	_	ns
RAS Refresh CAS Hold Time for CAS-before-RAS Refresh Tohan Toh	45	RAS Precharge Time to CAS Active Time (Refresh Cycles)		†RPC	5	_	5	_	ns
47 Refresh TOHR 10 — 10 — ns 48 Access Time from OE *9 toeA — 15 — 15 ns 49 Output Buffer Turn Off Delay from OE *10 toeZ — 13 — 15 ns 50 OE to RAS Lead Time for Valid Data toeL 5 — 5 — ns 51 OE to CAS Lead Time tcoL 5 — 5 — ns 52 OE Hold Time Referenced to WE *16 toeH 5 — 5 — ns 53 OE to Data In Delay Time toeD 13 — 15 — ns 54 RAS to Data In Delay Time tcoD 13 — 15 — ns 55 CAS to Data In Delay Time *17 tozc 0 — 0 — ns 56 DIN to CAS Delay Time *17 tozc 0 — 0 — ns 58 OE Precharge Time *10 —	46			tosa	0	_	0	_	ns
49 Output Buffer Turn Off Delay from OE *10 toez — 13 — 15 ns 50 OE to RAS Lead Time for Valid Data toel 5 — 5 — ns 51 OE to CAS Lead Time tool 5 — 5 — ns 52 OE Hold Time Referenced to WE *16 toeh 5 — 5 — ns 53 OE to Data In Delay Time toed 13 — 15 — ns 54 RAS to Data In Delay Time toed 13 — 15 — ns 55 CAS to Data In Delay Time toed 13 — 15 — ns 56 DIN to CAS Delay Time *17 tozc 0 — 0 — ns 57 DIN to OE Delay Time *17 tozc 0 — 0 — ns 58 OE Precharge Time tozc 7 — 10	47			tсня	10	_	10	_	ns
49 DE 10 LOEZ — 13 — 13 — 15 — ns 50 DE to RAS Lead Time for Valid Data toel 5 — 5 — ns 51 DE to CAS Lead Time toel 5 — 5 — ns 52 DE Hold Time Referenced to WE *16 toel 5 — 5 — ns 53 DE to Data In Delay Time toel 13 — 15 — ns 54 RAS to Data In Delay Time toel 13 — 15 — ns 55 CAS to Data In Delay Time toel 13 — 15 — ns 56 DIN to CAS Delay Time *17 tozo 0 — 0 — ns 57 DIN to OE Delay Time *17 tozo 0 — 0 — ns 58 DE Precharge Time toeh 7 — <td>48</td> <td>Access Time from OE</td> <td>*9</td> <td>toea</td> <td>_</td> <td>15</td> <td>_</td> <td>15</td> <td>ns</td>	48	Access Time from OE	*9	t oea	_	15	_	15	ns
51 OE to CAS Lead Time tcol 5 — 5 — ns 52 OE Hold Time Referenced to WE *16 toeh 5 — 5 — ns 53 OE to Data In Delay Time toed 13 — 15 — ns 54 RAS to Data In Delay Time tedd 13 — 15 — ns 55 CAS to Data In Delay Time tedd 13 — 15 — ns 56 DIN to CAS Delay Time *17 tozc 0 — 0 — ns 57 DIN to OE Delay Time *17 tozo 0 — 0 — ns 58 OE Precharge Time toed 7 — 10 — ns 59 OE Hold Time Referenced to CAS toed 7 — 10 — ns 60 WE Precharge Time toed 7 — 5 — ns </td <td>49</td> <td></td> <td>*10</td> <td>toez</td> <td>_</td> <td>13</td> <td>_</td> <td>15</td> <td>ns</td>	49		*10	toez	_	13	_	15	ns
52 OE Hold Time Referenced to WE *16 toeh 5 — 5 — ns 53 OE to Data In Delay Time toed 13 — 15 — ns 54 RAS to Data In Delay Time tedd 13 — 15 — ns 55 CAS to Data In Delay Time todd 13 — 15 — ns 56 DIN to CAS Delay Time *17 tozc 0 — 0 — ns 57 DIN to OE Delay Time *17 tozo 0 — 0 — ns 58 OE Precharge Time toep 5 — 5 — ns 59 OE Hold Time Referenced to CAS toech 7 — 10 — ns 60 WE Precharge Time twpz 5 — 5 — ns	50	OE to RAS Lead Time for Valid Data		t oel	5	_	5	_	ns
53 OE to Data In Delay Time toed 13 — 15 — ns 54 RAS to Data In Delay Time trdd 13 — 15 — ns 55 CAS to Data In Delay Time tcdd 13 — 15 — ns 56 DIN to CAS Delay Time *17 tdzc 0 — 0 — ns 57 DIN to OE Delay Time *17 tdzc 0 — 0 — ns 58 OE Precharge Time toed 5 — 5 — ns 59 OE Hold Time Referenced to CAS toed 7 — 10 — ns 60 WE Precharge Time twpz 5 — 5 — ns	51	OE to CAS Lead Time		tco.	5	_	5	_	ns
54 RAS to Data In Delay Time tRDD 13 — 15 — ns 55 CAS to Data In Delay Time tcDD 13 — 15 — ns 56 DIN to CAS Delay Time *17 tbzc 0 — 0 — ns 57 DIN to OE Delay Time *17 tbzo 0 — 0 — ns 58 OE Precharge Time toep 5 — 5 — ns 59 OE Hold Time Referenced to CAS toech 7 — 10 — ns 60 WE Precharge Time twpz 5 — 5 — ns	52	OE Hold Time Referenced to WE	*16	toeh	5	_	5	_	ns
55 CAS to Data In Delay Time tcDD 13 — 15 — ns 56 DIN to CAS Delay Time *17 tbzc 0 — 0 — ns 57 DIN to OE Delay Time *17 tbzo 0 — 0 — ns 58 OE Precharge Time toep 5 — 5 — ns 59 OE Hold Time Referenced to CAS toech 7 — 10 — ns 60 WE Precharge Time twpz 5 — 5 — ns	53	OE to Data In Delay Time		toed.	13	_	15	_	ns
56 DIN to CAS Delay Time *17 tozc 0 — 0 — ns 57 DIN to OE Delay Time *17 tozo 0 — 0 — ns 58 OE Precharge Time toep 5 — 5 — ns 59 OE Hold Time Referenced to CAS toech 7 — 10 — ns 60 WE Precharge Time twpz 5 — 5 — ns	54	RAS to Data In Delay Time		t RDD	13	_	15	_	ns
57 DIN to OE Delay Time *17 tozo 0 — 0 — ns 58 OE Precharge Time toep 5 — 5 — ns 59 OE Hold Time Referenced to CAS toech 7 — 10 — ns 60 WE Precharge Time twpz 5 — 5 — ns	55	CAS to Data In Delay Time		tcoo	13	_	15	_	ns
58 OE Precharge Time toep 5 — 5 — ns 59 OE Hold Time Referenced to CAS toech 7 — 10 — ns 60 WE Precharge Time twpz 5 — 5 — ns	56	DIN to CAS Delay Time	*17	tozc	0	<u> </u>	0	_	ns
59 OE Hold Time Referenced to CAS toech 7 — 10 — ns 60 WE Precharge Time twpz 5 — 5 — ns	57	DIN to OE Delay Time	*17	tozo	0	<u> </u>	0	_	ns
60 WE Precharge Time twpz 5 — 5 — ns	58	OE Precharge Time		t OEP	5	<u> </u>	5	_	ns
	59	OE Hold Time Referenced to CAS		toech	7	_	10	_	ns
61 WE to Data In Delay Time turn 13 _ 15 _ ne	60	WE Precharge Time		twpz	5	<u> </u>	5	_	ns
	61	WE to Data In Delay Time		twed	13	<u> </u>	15	_	ns
62 Hyper Page Mode RAS Pulse Width trasp — 100000 — 100000 ns	62	Hyper Page Mode RAS Pulse Width		†RASP		100000	_	100000	ns


No.	Parameter	Notes	Symbol	MB8116	165B-50	MB8116	Unit	
INO.	raiailletei	MOIES	Syllibol	Min.	Max.	Min.	Max.	Ullit
63	Hyper Page Mode Read/Write Cycle Time		t _{HPC}	20		25	_	ns
64	Hyper Page Mode Read-Modify- Write Cycle Time		therwo	59		69	_	ns
65	Access Time from CAS Precharge	*9,18	tcpa	_	30	_	35	ns
66	Hyper Page Mode CAS Precharge Time		tcp	7	_	10	_	ns
67	Hyper Page Mode RAS Hold Time from CAS Precharge		† внср	30		35	_	ns
68	Hyper Page Mode CAS Precharge to WE Delay Time	*20	tcpwd	45	_	52	_	ns


- Notes: *1. Referenced to Vss.
 - *2. Icc depends on the output load conditions and cycle rates; the specified values are obtained with the output open.
 - Icc depends on the number of address change as $\overline{RAS} = V_{IL}$, $\overline{UCAS} = V_{IH}$, $\overline{LCAS} = V_{IH}$ and $V_{IL} > -0.3 \text{ V}$. Icc1, Icc3, Icc4 and Icc5 are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{UCAS} = V_{IH}$, $\overline{LCAS} = V_{IH}$. Icc2 is specified during $\overline{RAS} = V_{IH}$ and $V_{IL} > -0.3 \text{ V}$.
 - *3. An initial pause (RAS = CAS = Vih) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
 - *4. AC characteristics assume tτ = 2 ns.
 - *5. Viн (min) and ViL (max) are reference levels for measuring timing of input signals. Also transition times are measured between Viн (min) and ViL (max).
 - *6. Assumes that trace ≤ trace (max), trace ≤ trace (max). If trace is greater than the maximum recommended value shown in this table, trace will be increased by the amount that trace exceeds the value shown. Refer to Fig.2 and 3.
 - *7. If $tRCD \ge tRCD$ (max), $tRAD \ge tRAD$ (max), and $tASC \ge tAA tCAC tT$, access time is tCAC.
 - *8. If trad \geq trad (max) and tasc \leq taa tcac tr, access time is taa.
 - *9. Measured with a load equivalent to two TTL loads and 100 pF.
 - *10. toff, toff, twez and toff are specified that output buffer change to high-impedance state.
 - *11. Operation within the trace (max) limit ensures that trace (max) can be met. trace (max) is specified as a reference point only; if trace is greater than the specified trace (max) limit, access time is controlled exclusively by trace or trace.
 - *12. trcd (min) = trah (min) + 2tr + tasc (min).
 - *13. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
 - *14. Either tran or track must be satisfied for a read cycle.
 - *15. two is specified as a reference point only. If two ≥ two (min) the data output pin will remain High-Z state through entire cycle.
 - *16. Assumes that twos < twos (min).
 - *17. Either tozo or tozo must be satisfied.
 - *18. tcpa is access time from the selection of a new column address (that is caused by changing both UCAS and UCAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
 - *19. Assumes that CAS-before-RAS refresh.
 - *20. twcs, tcwb, tawb and tcpwb are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twcs ≥ twcs (min), the cycle is an early write cycle and DQ pin will maintain high-impedance state throughout the entire cycle. If tcwb ≥ tcwb (min), tawb ≥ tcwb (min), tawb ≥ tcwb (min) and tcpwb ≥ tcpwb (min), the cycle is a read-modify-write cycle and data from the selected cell will appear at the DQ pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the DQ pin, and write operation can be executed by satisfying tawl, tcwl, tall, and tcal specifications.
 - *21. The last CAS rising edge.
 - *22. The first CAS falling edge.



















one is the latest in occurring.

19





The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address.


This operation is performed by strobing in the row address and maintaining RAS at a Low level and WE at a High level during all successive memory cycles in which the row address is latched. The address time is determined by tcac, taa, tcpa, or toEa, whichever one is the latest in occurring.




DQ₉ to DQ₁₆ is latched on the falling edge of UCAS and the data is written into the memory. During the hyper page mode early write cycle, including the delayed (OE) write and read-modify-write cycles, tow. must be satisfied.











Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 4,096 row addresses every 65.6-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.


RAS-only refresh is performed by keeping RAS Low and TCAS and UCAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.



is held Low for the specified setup time (tcsn) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally

incremented in preparation for the next CAS-before-RAS refresh operation.





A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the function of CAS-before-RAS refresh circuitry. If a CAS-before-RAS refresh cycle CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Addresses: Bits A_0 through A_{11} are defined by the on-chip refresh counter. Column Addresses: Bits A_0 through A_7 are defined by latching levels on A_0 to A_7 at the second falling edge of $\overline{\text{CAS}}$.

The CAS-before-RAS Counter Test procedure is as follows;


- 1) Initialize the internal refresh address counter by using 8 RAS-only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 4,096 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 4,096 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 4,096 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).


(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB8116	165B-50	MB8116	Unit	
	i alametei	Зуппоот	Min.	Max.	Min.	Max.	Oille
69	Access Time from CAS	tFCAC	_	45	_	50	ns
70	Column Address Hold Time	tғсан	35	_	35	_	ns
71	CAS to WE Delay Time	trcwd	63	_	70	_	ns
72	CAS Pulse Width	trcas	45	_	50	_	ns
73	RAS Hold Time	†FRSH	45		50	_	ns

Note: Assumes that CAS-before-RAS refresh counter test cycle only.

■ PACKAGE DIMENSIONS





FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED

Corporate Global Business Support Division

Electronic Devices

KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC.

Semiconductor Division 3545 North First Street

San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH

Am Siebenstein 6-10

D-63303 Dreieich-Buchschlag

Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD

#05-08, 151 Lorong Chuan

New Tech Park Singapore 556741 Tel: (65) 281-0770

Fax: (65) 281-0220

http://www.fmap.com.sg/

F9712

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.