SCLS382C - SEPTEMBER 1997 - REVISED JUNE 1998


- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC}, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 > 2 V at V_{CC}, T_A = 25°C
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)

description


These octal bus transceivers are designed for 2-V to 5.5-V V_{CC} operation.

The 'LV245A devices are designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

SN54LV245A . . . J OR W PACKAGE SN74LV245A . . . DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)



SN54LV245A . . . FK PACKAGE (TOP VIEW)



To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LV245A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LV245A is characterized for operation from –40°C to 85°C.

FUNCTION TABLE

INP	UTS	OPERATION
ŌĒ	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	Х	Isolation




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.




logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SN54LV245A, SN74LV245A OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCLS382C - SEPTEMBER 1997 - REVISED JUNE 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I : Except I/O ports (see Note 1)	
I/O ports (see Notes 1 and 2)	
Output voltage range applied in the high or low state, VO (see Notes 1 and 2)	
Output voltage range applied in high-impedance or power-off state, VO (see Note 1) –0.5 V to 7 V
Input clamp current, $I_{ K }(V_{ } < 0)$	
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I _O (V _O = 0 to V _{CC})	±35 mA
Continuous current through V _{CC} or GND	±70 mA
Package thermal impedance, θ _{JA} (see Note 3): DB package	115°C/W
DGV package	146°C/W
DW package	97°C/W
NS package	100°C/W
PW package	128°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 7 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



SN54LV245A, SN74LV245A OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCLS382C - SEPTEMBER 1997 - REVISED JUNE 1998

recommended operating conditions (see Note 4)

			SN54L	V245A	SN74	LV245A	UNIT	
			MIN	MAX	MIN	MAX	UNIT	
Vcc	Supply voltage		2	5.5	2	5.5	V	
		V _{CC} = 2 V	1.5		1.5			
V	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V _{CC} ×0.7		$V_{CC} \times 0.7$,	v	
V_{IH}	nign-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} ×0.7		V _{CC} ×0.7	•	v	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V _{CC} ×0.7		V _{CC} ×0.7	•		
		V _{CC} = 2 V		0.5		0.5		
V	1 1 1 1 1	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		V _{CC} × 0.3		V _{CC} ×0.3	v	
$V_{ L}$	Low-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		V _{CC} × 0.3		V _{CC} ×0.3	V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		V _{CC} ×0.3		V _{CC} ×0.3		
VI	Input voltage		0	5.5	0	5.5	V	
	0	High or low state	0	Vcc	0	Vcc	V	
VO	Output voltage	3-state	0	5.5	0	5.5	V	
		V _{CC} = 2 V		– 50		– 50	μΑ	
1	High lavel autout account	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$.87	-2		– 2	<u> </u>	
lOH	High-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	Ą.	-8		-8	mA	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-16		-16		
		V _{CC} = 2 V		50		50	μΑ	
	Lave lavel and a second	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2		
lOL	Low-level output current	V _{CC} = 3 V to 3.6 V		8		8	mA	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		16		16		
		V _{CC} = 2.3 V to 2.7 V	0	200	0	200		
Δt/Δν	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V	0	100	0	100	ns/V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	0	20	0	20		
TA	Operating free-air temperature	•	-55	125	- 40	85	°C	

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCLS382C - SEPTEMBER 1997 - REVISED JUNE 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DA	DAMETER	TEST COMPLTIONS	<u> </u>	SN	54LV245	iΑ	SN7	4LV245	iΑ	UNIT	
PARAMETER		TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
		IOH = -50 μA	2 V to 5.5 V	V _{CC} -0.	1		V _{CC} -0.1				
\ \ _{V=}		I _{OH} = -2 mA	2.3 V	2			2			V	
VOH		I _{OH} = -8 mA	3 V	2.48			2.48			V	
		I _{OH} = -16 mA	4.5 V	3.8			3.8				
		I _{OL} = 50 μA	2 V to 5.5 V		.3	0.1			0.1		
\ _{V=} .		I _{OL} = 2 mA	2.3 V			0.4			0.4	V	
VOL		I _{OL} = 8 mA	3 V		J.	0.44			0.44	V	
		I _{OL} = 16 mA	4.5 V		X.	0.55			0.55		
Ц		V _I = V _{CC} or GND	5.5 V		\$ ⁷	±1			±1	μΑ	
loz		V _O = V _{CC} or GND	5.5 V	Š.		±5			±5	μΑ	
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V	4		20			20	μΑ	
loff		$V_{ }$ or $V_{ } = 0$ to 5.5 V	0 V			5			5	μΑ	
	Ctlit-	- Andrian III V V CND			2.4			2.4			
Ci	Control inputs	V _I = V _{CC} or GND	5 V	2.4		2.4			pF		
<u> </u>	A or B nort	A or B port $V_O = V_{CC}$ or GND			5.4			5.4			
Cio	A or B port				5.4		5.4			pF	

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	գ = 25°C	;	SN54L	/245A	SN74LV	V245A	UNIT
PARAWIETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t pd*	A or B	B or A			8.3	13	1	15	1	15	
t _{en} *	H	A or B	C _L = 15 pF		11.8	19.9	1	22	1	22	ns
^t dis [*]	H	A or B			11.8	18.1	1 ,	20	1	20	
^t pd	A or B	B or A			11.2	15.9	1	18	1	18	
^t en	le O	A or B	0 50 5		14.1	22.7	Ž	26	1	26	
^t dis	B	A or B	$C_L = 50 \text{ pF}$		17.6	23.1	ू 1	25	1	25	ns
t _{sk(o)} †						2	₹*			2	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.



 $[\]dagger$ Skew between any two outputs of the same package switching in the same direction

SCLS382C - SEPTEMBER 1997 - REVISED JUNE 1998

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	_Δ = 25°C	;	SN54L	/245A	SN74L	/245A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t pd*	A or B	B or A			5.9	8.4	1	10	1	10	
t _{en} *	le O	A or B	C _L = 15 pF		8.2	13.2	1	15.5	1	15.5	ns
^t dis [*]	Œ	A or B			9.6	16.5	1 ,	19.5	1	19.5	
^t pd	A or B	B or A			7.9	11.9	1	13.5	1	13.5	
t _{en}	H	A or B	0 50-5		9.9	16.7		19	1	19	
^t dis	le	A or B	$C_L = 50 pF$		13.9	19.8	∕ 1	22	1	22	ns
t _{sk(o)} †						1.5	Q.			1.5	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	չ = 25°C	;	SN54L\	/245A	SN74L	/245A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONLI
^t pd*	A or B	B or A			4.3	5.5	1	6.5	1	6.5	
t _{en} *	ŌĒ	A or B	C _L = 15 pF		5.7	8.5	1	10.6	1	10	ns
^t dis [*]	Œ	A or B			7.8	12.8	1 ,	14.7	1	14.2	
^t pd	A or B	B or A			5.6	7.5	1	8.5	1	8.5	
t _{en}	Œ	A or B	0 50 5		7	10.6	, i	12	1	12	
^t dis	Œ	A or B	C _L = 50 pF		10.9	14.7	ॢ 1	16	1	16	ns
t _{sk(o)} †						1	4 .			1	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C (see Note 5)

	PARAMETER	SN	UNIT		
	FARAWEIER	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.45		V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.45		V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		2.94		V
V _{IH(D)}	High-level dynamic input voltage	2.31			٧
V _{IL(D)}	Low-level dynamic input voltage			0.99	٧

NOTE 5: Characteristics are for surface-mount packages only.


operating characteristics, T_A = 25°C

PARAMETER			TEST CO	VCC	TYP	UNIT	
	Power dissipation capacitance	Outputs on abled	$C_1 = 50 pF$	f = 10 MHz	3.3 V	20	pF
C _{pd} Power	i ower dissipation capacitatice	Outputs enabled	$C_L = 50 \text{ pF},$	1 - 10 WILL	5 V	25	Pi

[†] Skew between any two outputs of the same package switching in the same direction

[†] Skew between any two outputs of the same package switching in the same direction

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_{O} = 50 \Omega$, $t_{r} \leq$ 3 ns. $t_{f} \leq$ 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpHL and tpLH are the same as tod.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated