
# <u>LDO Regulator</u> - Watchdog, RESET

### 5.0 V, 3.3 V, 250 mA

The NCV8508B is a precision micropower Low Dropout (LDO) voltage regulator. The part contains many of the required features for powering microprocessors. Its robustness makes it suitable for severe automotive environments. In addition, the NCV8508B is ideal for use in battery operated, microprocessor controlled equipment because of its extremely low quiescent current.

#### **Features**

- Output Voltage: 5.0 V and 3.3 V
- ±3.0% Output Voltage
- I<sub>OUT</sub> Up to 250 mA
- Quiescent Current Independent of Load
- Micropower Compatible Control Functions:
  - ♦ Wakeup
  - Watchdog
  - ◆ RESET
- Low Quiescent Current (100 μA typ)
- Protection Features:
  - Thermal Shutdown
  - ◆ Short Circuit
  - ♦ 45 V Operation
- NCV Prefix for Automotive and Other Applications Requiring Site and Change Controls
- AEC Qualified
- PPAP Capable
- These are Pb-Free Devices



\*C1 required if regulator is located far from power supply filter.

1

Figure 1. Application Circuit




#### ON Semiconductor®

http://onsemi.com

#### MARKING DIAGRAMS



D<sup>2</sup>PAK-7 DS SUFFIX CASE 936AB





SO-8 EP PD SUFFIX CASE 751AC



xx, x = Voltage Option5.0 V (xx = 50, x = 5) 3.3 V (xx = 33, x = 3)

y = Timing Option

(see Page 4 for more details) 1 (Delay Time = 3 ms @  $R_{Delay}$  = 60k)

2 (Delay Time = 3 ms @  $R_{Delay}$  = 60k) 2 (Delay Time = 9 ms @  $R_{Delay}$  = 60k)

A = Assembly Location

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week G or ■ = Pb-Free Package

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 20 of this data sheet.

#### **PIN CONNECTIONS**



D<sup>2</sup>PAK-7 SO-8 EP

#### **PACKAGE PIN DESCRIPTION**

PACKAGE PIN #			
D <sup>2</sup> PAK-7	SO-8 EP	PIN SYMBOL	FUNCTION
1	4	V <sub>OUT</sub>	Regulated output voltage $\pm$ 3.0%.
2	5	V <sub>IN</sub>	Supply Voltage to the IC.
3	6	WDI	CMOS compatible input lead. The Watchdog function monitors the falling edge of the incoming signal.
4	2	GND	Ground connection.
5	7	Wakeup	CMOS compatible output consisting of a continuously generated signal used to "wake up" the microprocessor from sleep mode.
6	8	RESET	CMOS compatible output lead RESET goes low whenever V <sub>OUT</sub> drops by more than 7.0% from nominal, or during the absence of a correct Watchdog signal.
7	1	Delay	Buffered bandgap voltage used to create timing current for RESET and Wakeup from R <sub>Delay</sub> .
_	-	NC	No Connection.
-	3	Sense	Kelvin connection which allows remote sensing of the output voltage for improved regulation. Connect to V <sub>OUT</sub> if remote sensing is not required.
-	EPAD	EPAD	Connect to Ground potential or leave unconnected.




Figure 2. Block Diagram

#### **MAXIMUM RATINGS**

Rating	Rating		
Input Voltage, V <sub>IN</sub> (DC)		-0.3 to 45	٧
Peak Transient Voltage (46 V Load Dump @ V <sub>IN</sub> = 14 V)		60	٧
Output Voltage, V <sub>OUT</sub>		-0.3 to 18	٧
ESD Susceptibility:	Human Body Model Machine Model Charged Device Model	2.0 200 1.0	kV V kV
Logic Inputs/Outputs (RESET, WDI, Wakeup)		-0.3 to +7.0	V
Operating Junction Temperature, T <sub>J</sub>		-40 to150	°C
Storage Temperature Range, T <sub>S</sub>		-55 to +150	°C
Peak Reflow Soldering Temperature:	Reflow: (Note 1)	260 Peak (Note 2)	°C
Moisture Sensitivity Level:	D2PAK-7 SO-8EP	3 2	_

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. 60 second maximum above 183°C.
- 2. -5°C/+0°C allowable conditions.

#### THERMAL CHARACTERISTICS

See Package Thermal Data Section (Page 11)

**ELECTRICAL CHARACTERISTICS** (-40°C  $\leq$  T<sub>J</sub>  $\leq$  125°C; 6.0 V  $\leq$  V<sub>IN</sub>  $\leq$  28 V, 100  $\mu$ A  $\leq$  I<sub>OUT</sub>  $\leq$  150 mA, C<sub>2</sub> = 1.0  $\mu$ F, R<sub>Delay</sub> = 60 k; unless otherwise specified.)

Character	istic	Test Conditions	Min	Тур	Max	Unit
OUTPUT					-	-
Output Voltage	5.0 V	-	4.85	5.00	5.15	V
Output Voltage	3.3 V	-	3.201	3.3	3.399	٧
Dropout Voltage (V <sub>IN</sub> -	V <sub>OUT</sub> ) 5.0 V	I <sub>OUT</sub> = 150 mA. Note 3	_	450	900	mV
Load Regulation		$V_{IN} = 14 \text{ V}, 100 \ \mu\text{A} \le I_{OUT} \le 150 \ \text{mA}$	-	5.0	30	mV
Line Regulation		$6.0 \text{ V} \le \text{V}_{\text{IN}} \le 28 \text{ V}, \text{I}_{\text{OUT}} = 5.0 \text{ mA}$	_	5.0	50	mV
Current Limit		-	250	400	-	mA
Thermal Shutdown		Guaranteed by Design	150	180	210	°C
Quiescent Current		V <sub>IN</sub> = 12 V, I <sub>OUT</sub> = 150 mA, (see Figure 6)	_	100	150	μΑ
RESET						
Threshold	5.0 V	-	4.50	4.65	4.80	V
Threshold	3.3 V	-	2.970	3.069	3.168	V
Output Low		$\begin{aligned} R_{LOAD} &= 10 \text{ k to V}_{OUT}, V_{OUT} \geq 1.0 \text{ V} \\ R_{LOAD} &= 5.1 \text{ k to V}_{OUT}, V_{OUT} \geq 1.0 \text{ V} \end{aligned}$	-	0.2 0.4	0.4 0.8	V
Output High		R <sub>LOAD</sub> = 10 k to GND R <sub>LOAD</sub> = 5.1 k to GND	V <sub>OUT</sub> - 0.5 V <sub>OUT</sub> - 1.0	V <sub>OUT</sub> – 0.25 V <sub>OUT</sub> – 0.5	_	V
Delay Time	NCV85081B	$V_{IN} = 14 \text{ V}, R_{Delay} = 60 \text{ k}, I_{OUT} = 5.0 \text{ mA}$ $V_{IN} = 14 \text{ V}, R_{Delay} = 120 \text{ k}, I_{OUT} = 5.0 \text{ mA}$	2.0	3.0 6.0	4.0 -	ms ms
Delay Time	NCV85082B	V <sub>IN</sub> = 14 V, R <sub>Delay</sub> = 60 k, I <sub>OUT</sub> = 5.0 mA V <sub>IN</sub> = 14 V, R <sub>Delay</sub> = 120 k, I <sub>OUT</sub> = 5.0 mA	6.0 -	9.0 18	12.0 -	ms ms
WATCHDOG INPUT			•			
Threshold High		-	70	-	_	%V <sub>OUT</sub>
Threshold Low		-	-	-	30	%V <sub>OUT</sub>
Hysteresis		-	-	100	-	mV
Input Current		WDI = 6.0 V	-	0.1	+10	μΑ
Pulse Width		50% WDI falling edge to 50% WDI rising edge and 50% WDI rising edge to 50% WDI falling edge, (see Figure 5)	5.0	-	-	μs
WAKEUP OUTPUT (V	<sub>N</sub> = 14 V, I <sub>OUT</sub> = 5	.0 mA)				
Wakeup Period	NCV85081B	See Figures 4 and 5, R <sub>DELAY</sub> = 60 k See Figures 4 and 5, R <sub>DELAY</sub> = 120 k	18 -	25 50	32 -	ms ms
Wakeup Period	NCV85082B	R <sub>DELAY</sub> = 60 k R <sub>DELAY</sub> = 120 k	54 -	75 150	96 -	ms ms
Wakeup Duty Cycle No	ominal	See Figure 3	45	50	55	%
RESET HIGH to Wake Time	up Rising Delay NCV85081B	R <sub>DELAY</sub> = 60 k, 50% RESET rising edge to 50% Wakeup edge R <sub>DELAY</sub> = 120 k (see Figures 3 and 4)	9.0	12.5 25	16 -	ms ms

<sup>3.</sup> Measured when the output voltage has dropped 100 mV from the nominal value. (see Figure 12)
4. Current drain on the Delay pin directly affects the Delay Time, Wakeup Period, and the RESET to Wakeup Delay Time.

**ELECTRICAL CHARACTERISTICS** ( $-40^{\circ}C \le T_J \le 125^{\circ}C$ ;  $6.0 \text{ V} \le V_{IN} \le 28 \text{ V}$ ,  $100 \text{ } \mu\text{A} \le I_{OUT} \le 150 \text{ mA}$ ,  $C_2 = 1.0 \text{ } \mu\text{F}$ ,  $R_{Delay} = 60 \text{ k}$ ; unless otherwise specified.)

Characteristic	Test Conditions	Min	Тур	Max	Unit
WAKEUP OUTPUT (V <sub>IN</sub> = 14 V, I <sub>OUT</sub> = 5	.0 mA)				
RESET HIGH to Wakeup Rising Delay Time NCV85082B	R <sub>DELAY</sub> = 60 k, 50% RESET rising edge to 50% Wakeup edge	27	37.5	48	ms ms
	R <sub>DELAY</sub> = 120 k	_	75	1	
Wakeup Response to Watchdog Input	50% WDI falling edge to 50% Wakeup falling edge	-	0.1	5.0	μs
Wakeup Response to RESET	50% RESET falling edge to 50% Wakeup falling edge VOUT = VOUT_NOM -> 90% of VOUT_NOM	-	0.1	5.0	μs
Output Low	$\begin{aligned} R_{LOAD} &= 10 \text{ k to V}_{OUT}, \text{ V}_{OUT} \geq 1.0 \text{ V} \\ R_{LOAD} &= 5.1 \text{ k to V}_{OUT}, \text{ V}_{OUT} \geq 1.0 \text{ V} \end{aligned}$	-	0.2 0.4	0.4 0.8	٧
Output High	R <sub>LOAD</sub> = 10 k to GND R <sub>LOAD</sub> = 5.1 k to GND	V <sub>OUT</sub> - 0.5 V <sub>OUT</sub> - 1.0	V <sub>OUT</sub> - 0.25 V <sub>OUT</sub> - 0.5	-	V
DELAY					
Output Voltage	I <sub>DELAY</sub> = 50 μA. Note 4	-	1.25	-	V

Measured when the output voltage has dropped 100 mV from the nominal value. (see Figure 12)
 Current drain on the Delay pin directly affects the Delay Time, Wakeup Period, and the RESET to Wakeup Delay Time.

#### **TIMING DIAGRAMS**




Figure 3. Power Up, Sleep Mode and Normal Operation




Figure 4. Error Condition: Watchdog Remains Low and a RESET Is Issued




Figure 5. Power Down and Restart Sequence

#### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. Quiescent Current vs Output Current




Figure 7. Load Transient Response




Figure 8. Reset Delay Time vs Junction **Temperature** 




Figure 9. Reset Delay Time vs Reset Delay Resistor




Figure 10. Wakeup Period vs Junction **Temperature** 




Figure 11. Wakeup Period vs Reset Delay Resistor

#### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 12. Dropout Voltage vs Output Current

Figure 13. Output Voltage vs Junction Temperature, 5 V




Figure 14. Output Voltage vs Junction Temperature, 3.3 V




Figure 15. Output Current vs Input Voltage

Figure 16. Output Capacitor ESR

#### **DEFINITION OF TERMS**

**Dropout Voltage:** The input-output voltage differential at which the circuit ceases to regulate against further reduction in input voltage. Measured when the output voltage has dropped 100 mV from the nominal value obtained at 14 V input, dropout voltage is dependent upon load current and junction temperature.

**Input Voltage:** The DC voltage applied to the input terminals with respect to ground.

**Line Regulation:** The change in output voltage for a change in the input voltage. The measurement is made under conditions of low dissipation or by using pulse techniques

such that the average chip temperature is not significantly affected.

**Load Regulation:** The change in output voltage for a change in load current at constant chip temperature.

**Quiescent Current:** The part of the positive input current that does not contribute to the positive load current. The regulator ground lead current.

**Ripple Rejection:** The ratio of the peak-to-peak input ripple voltage to the peak-to-peak output ripple voltage.

**Current Limit:** Peak current that can be delivered to the output.

#### **DETAILED OPERATING DESCRIPTION**

The NCV8508B is a precision micropower voltage regulator with very low quiescent current (100  $\mu$ A typical at 250 mA load). A typical dropout voltage is 450 mV at 150 mA for 5 V option. Microprocessor control logic includes Watchdog, Wakeup and RESET. This unique combination of extremely low quiescent current and full microprocessor control makes the NCV8508B ideal for use in battery operated, microprocessor controlled equipment in addition to being a good fit in the automotive environment.

The NCV8508B Wakeup function brings the microprocessor out of Sleep mode. The microprocessor in turn signals its Wakeup status back to the NCV8508B by issuing a Watchdog signal.

The Watchdog logic function monitors an input signal (WDI) from the microprocessor. The NCV8508B responds to the falling edge of the Watchdog signal which it expects at least once during each Wakeup period. When the correct Watchdog signal is received, a falling edge is issued on the Wakeup signal line.

 $\overline{RESET}$  is independent of  $V_{IN}$  and operates correctly to an output voltage as low as 1.0 V. A signal is issued in any of three situations. During power up, the  $\overline{RESET}$  is held low until the output voltage is in regulation. During operation, if the output voltage shifts below the regulation limits, the  $\overline{RESET}$  toggles low and remains low until proper output voltage regulation is restored. Finally, a  $\overline{RESET}$  signal is issued if the regulator does not receive a Watchdog signal within the Wakeup period.

The  $\overline{RESET}$  pulse width, Wakeup signal frequency, and Wakeup delay time are all set by one external resistor,  $R_{Delay}$ .

The Delay pin is a buffered bandgap voltage (1.25 V). It can be used as a reference for an external tracking regulator as shown in Figure 17.

The regulator is protected against short circuit and thermal runaway conditions. The device runs through 45 volt transients, making it suitable for use in automotive environments.




Figure 17. Application Circuit

#### **CIRCUIT DESCRIPTION**

#### **Functional Description**

To reduce the drain on the battery, a system can go into a low current consumption mode whenever it is not performing a main routine. The Wakeup signal is generated continuously and is used to interrupt a microcontroller that is in sleep mode. The nominal output is a 5.0 (or 3.3 V) volt square wave (voltage generated from  $V_{OUT}$ ) with a duty cycle of 50% at a frequency that is determined by a timing resistor,  $R_{Delay}$ .

When the microprocessor receives a rising edge from the Wakeup output, it must issue a Watchdog pulse and check its inputs to decide if it should resume normal operations or remain in the sleep mode.

The first falling edge of the Watchdog signal causes the Wakeup to go low within 2.0 µs (typ) and remain low until the next Wakeup cycle (see Figure 18). Other Watchdog pulses received within the same cycle are ignored (Figure 3).

During power up,  $\overline{RESET}$  is held low until the output voltage is in regulation. During operation, if the output voltage shifts below the regulation limits, the  $\overline{RESET}$  toggles low and remains low until proper output voltage regulation is restored. After the  $\overline{RESET}$  delay,  $\overline{RESET}$  returns high.

The Watchdog circuitry continuously monitors the input Watchdog signal (WDI) from the microprocessor. The absence of a falling edge on the Watchdog input during one Wakeup cycle will cause a RESET pulse to occur at the end of the Wakeup cycle. (see Figure 4).

The Wakeup output is pulled low during a RESET regardless of the cause of the RESET. After the RESET returns high, the Wakeup cycle begins again (see Figure 4).

The  $\overline{RESET}$  Delay Time, Wakeup signal frequency and  $\overline{RESET}$  high to Wakeup delay time are all set by one external resistor  $R_{Delay}$ .

Wakeup Period =  $(4.17 \times 10^{-7})R_{Delay}$   $\overline{RESET}$  Delay Time =  $(5.21 \times 10^{-8})R_{Delay}$  $\overline{RESET}$  HIGH to Wakeup Delay Time =  $(2.08 \times 10^{-7})R_{Delay}$  Resistor temperature coefficient and tolerance as well as the tolerance of the NCV8508B must be taken into account in order to get the correct system tolerance for each parameter.




Figure 18. Wakeup Response to WDI




Figure 19. Wakeup Response to RESET (Low Voltage)

#### Recommend Thermal Data for D<sup>2</sup>PAK-7 Package

Parameter	Test Condition	Units	
	min-pad board (Note 5)	1"-pad board (Note 6)	
Junction-to-Lead (psi-JL, $\Psi_{\text{JL}}$ )	12	12	°C/W
Junction-to-Ambient ( $R_{\theta JA}, \theta_{JA}$ )	84	48	°C/W

- 5. 1 oz. copper, 118 mm² copper area, 0.062" thick FR4.
  6. 1 oz. copper, 626 mm² copper area, 0.062" thick FR4.




Figure 20. PCB Layout and Package Construction for Simulation

Table 1. D<sup>2</sup>PAK 7-Lead Thermal RC Network Models

	118 mm <sup>2</sup>	626 mm <sup>2</sup>		118 mm <sup>2</sup>	626 mm <sup>2</sup>	Cu Area
	Cauer I	Network		Foster	Network	
	C's	C's	Units	Tau	Tau	units
1	8.6E-07	8.6E-07	W-s/C	1.00E-07	1.00E-07	sec
2	3.6E-06	3.6E-06	W-s/C	1.00E-06	1.00E-06	sec
3	1.4E-05	1.4E-05	W-s/C	1.00E-05	1.00E-05	sec
4	1.4E-04	1.4E-04	W-s/C	3.07E-04	3.07E-04	sec
5	6.4E-04	6.4E-04	W-s/C	1.00E-03	1.00E-03	sec
6	1.1E-02	1.1E-02	W-s/C	6.00E-03	6.00E-03	sec
7	3.0E-02	3.0E-02	W-s/C	2.00E-02	2.00E-02	sec
8	4.9E-01	5.2E-01	W-s/C	1.43E+00	1.43E+00	sec
9	4.8E-01	1.5E+00	W-s/C	6.15E+00	3.82E+00	sec
10	6.9E-01	9.5E-01	W-s/C	1.04E+02	9.68E+01	sec
	R's	R's		R's	R's	
1	0.147	0.147	C/W	0.090	0.090	C/W
2	0.301	0.301	C/W	0.194	0.194	C/W
3	0.603	0.603	C/W	0.614	0.614	C/W
4			C/W			C/W
	2.733	2.733	,	1.200	1.200	,
5	1.178	1.178	C/W	2.600	2.600	C/W
6	1.369	1.366	C/W	0.100	0.100	C/W
7	0.272	0.270	C/W	1.700	1.700	C/W
8	14.820	7.855	C/W	0.100	0.100	C/W
9	6.055	2.741	C/W	6.944	5.181	C/W
10	56.834	30.488	C/W	70.770	35.902	C/W

NOTE: Bold face items in the Cauer network above, represent the package without the external thermal system. The Bold face items in the Foster network are computed by the square root of time constant R(t) = 166 \* sqrt(time(sec)). The constant is derived based on the active area of the device with silicon and epoxy at the interface of the heat generation.

The Cauer networks generally have physical significance and may be divided between nodes to separate thermal behavior due to one portion of the network from another. The Foster networks, though when sorted by time constant (as above) bear a rough correlation with the Cauer networks, are really only convenient mathematical models. Cauer networks can be easily implemented using circuit simulating tools, whereas Foster networks may be more easily implemented using mathematical tools (for instance, in a spreadsheet program), according to the following formula:

$$R(t) = \sum_{i=1}^{n} R_i \left( 1 - e^{-t/tau_i} \right)$$

#### θJA vs Copper Spreader Area




Figure 21.  $D^2PAK$  7-lead  $\theta JA$  as a Function of the Pad Copper Area Including Traces, Board Material




Figure 22. D<sup>2</sup>PAK 7-Lead Single Pulse Heating Curve




Figure 23. D<sup>2</sup>PAK 7-Lead Thermal Duty Cycle Curves on 1" Spreader Test Board




Figure 24. Grounded Capacitor Thermal Network ("Cauer" Ladder)




Figure 25. Non-Grounded Capacitor Thermal Ladder ("Foster" Ladder)

#### Recommend Thermal Data for SOIC-8 EP Package

Parameter	Test Conditions	Units	
Pad is soldered to PCB copper	min-pad board (Note 7)	1"-pad board (Note 8)	
Junction-to-Lead (psi-JL, $\Psi_{\text{JL}}$ )	38	24	°C/W
Junction-to-Lead (psi-JPad, $\Psi_{\text{Jp}}$ )	8.0	9.0	°C/W
Junction-to-Ambient (R $_{\theta JA}, \theta_{JA}$ )	126	64	°C/W

- 7. 1 oz. copper, 54 mm² copper area, 0.062" thick FR4.
  8. 1 oz. copper, 717 mm² copper area, 0.062" thick FR4.




Figure 26. Internal Construction of the Package and PCB Layout for Multiple Pad Area

Table 2. SOIC 8-Lead EP Thermal RC Network Models

	54 mm <sup>2</sup>	717 mm <sup>2</sup>		54 mm <sup>2</sup>	717 mm <sup>2</sup>	Cu Area
	Cauer	Network		Foster	Network	
	C's	C's	Units	Tau	Tau	units
1	2.7E-06	2.7E-06	W-s/C	1.00E-06	1.00E-06	sec
2	1.1E-05	1.1E-05	W-s/C	1.00E-05	1.00E-05	sec
3	3.2E-05	3.2E-05	W-s/C	1.00E-04	1.00E-04	sec
4	1.3E-04	1.3E-04	W-s/C	9.39E-04	9.39E-04	sec
5	1.8E-03	1.8E-03	W-s/C	3.13E-03	3.13E-03	sec
6	7.9E-03	8.3E-03	W-s/C	3.30E-02	3.30E-02	sec
7	2.5E-02	3.1E-02	W-s/C	6.00E-01	6.00E-01	sec
8	1.4E-01	5.1E-01	W-s/C	4.00E+00	4.00E+00	sec
9	4.1E-01	2.1E+00	W-s/C	1.16E+01	4.83E+01	sec
10	1.6E+00	6.3E+01	W-s/C	5.58E+01	2.37E+02	sec
	R's	R's		R's	R's	
1	0.474	0.474	C/W	0.282	0.282	C/W
2	1.086	1.086	C/W	0.610	0.610	C/W
3	3.011	3.010	C/W	1.929	1.929	C/W
4	5.883	5.874	C/W	5.825	5.825	C/W
5	1.944	1.911	C/W	2.700	2.700	C/W
6	4.655	4.264	C/W	3.000	3.000	C/W
7	21.431	15.678	C/W	15.000	15.000	C/W
8	40.130	9.238	C/W	11.494	7.797	C/W
9	23.392	18.454	C/W	34.982	20.473	C/W
10	24.381	3.581	C/W	50.566	5.953	C/W

NOTE: Bold face items in the Cauer network above, represent the package without the external thermal system. The Bold face items in the Foster network are computed by the square root of time constant R(t) = 225 \* sqrt(time(sec)). The constant is derived based on the active area of the device with silicon and epoxy at the interface of the heat generation.

The Cauer networks generally have physical significance and may be divided between nodes to separate thermal behavior due to one portion of the network from another. The Foster networks, though when sorted by time constant (as above) bear a rough correlation with the Cauer networks, are really only convenient mathematical models. Cauer networks can be easily implemented using circuit simulating tools, whereas Foster networks may be more easily implemented using mathematical tools (for instance, in a spreadsheet program), according to the following formula:

$$R(t) = \sum_{i=1}^{n} R_i \left(1 - e^{-t/tau_i}\right)$$

#### θJA vs Copper Spreader Area




Figure 27. SOIC 8–Lead EP  $\theta$ JA as a Function of the Pad Copper Area Including Traces, Board Material




Figure 28. SOIC 8-Lead EP Single Pulse Heating Curve




Figure 29. SOIC 8-Lead Thermal Duty Cycle Curves on 1" Spreader Test Board




Figure 30. Grounded Capacitor Thermal Network ("Cauer" Ladder)




Figure 31. Non-Grounded Capacitor Thermal Ladder ("Foster" Ladder)

#### **APPLICATION NOTES**

# Calculating Power Dissipation in a Single Output Linear Regulator

The maximum power dissipation for a single output regulator (Figure 32) is:

$$P_{D(max)} = [V_{IN(max)} - V_{OUT(min)}] I_{OUT(max)}$$

$$+ V_{IN(max)} I_{Q}$$
(1)

where:

V<sub>IN(max)</sub> is the maximum input voltage,

V<sub>OUT(min)</sub> is the minimum output voltage,

 $I_{OUT(max)}$  is the maximum output current for the application, and

 $I_Q$  is the quiescent current the regulator consumes at  $I_{OUT(max)}. \label{eq:lower}$ 




Figure 32. Single Output Regulator with Key Performance Parameters Labeled

Once the value of  $P_{D(max)}$  is known, the maximum permissible value of  $R_{\theta JA}$  can be calculated:

$$R_{\theta JA} = \frac{150^{\circ}C - T_{A}}{P_{D}} \tag{2}$$

The value of  $R_{\theta JA}$  can then be compared with those in the package section of the data sheet. Those packages with  $R_{\theta JA}$ s less than the calculated value in Equation 2 will keep the die temperature below 150°C.

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required.

#### **Heatsinks**

A heatsink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of  $R_{\rm BIA}$ :

$$R_{\theta}JA = R_{\theta}JC + R_{\theta}CS + R_{\theta}SA$$
 (3)

where:

 $R_{\theta JC}$  = the junction-to-case thermal resistance,

 $R_{\theta CS}$  = the case-to-heatsink thermal resistance, and

 $R_{\theta SA}$  = the heatsink-to-ambient thermal resistance.

 $R_{\theta JC}$  appears in the package section of the data sheet. Like  $R_{\theta JA}$ , it too is a function of package type.  $R_{\theta CS}$  and  $R_{\theta SA}$  are functions of the package type, heatsink and the interface between them. These values appear in data sheets of heatsink manufacturers.

#### **ORDERING INFORMATION**

Device	Output Voltage	Timing Option (R <sub>Delay</sub> = 60 kΩ)	Package	Shipping†
NCV85081BDS50G	5.0 V	Delay Time = 3 ms Wakeup Period = 25 ms RESET HIGH to Wakeup Rising Delay Time = 12.5 ms	D2PAK – 7 (Pb – Free)	50 Units / Rail
NCV85081BDS50R4G	5.0 V	Delay Time = 3 ms Wakeup Period = 25 ms RESET HIGH to Wakeup Rising Delay Time = 12.5 ms	D2PAK – 7 (Pb – Free)	750 / Tape & Reel
NCV85081BPD50R2G	5.0 V	Delay Time = 3 ms Wakeup Period = 25 ms RESET HIGH to Wakeup Rising Delay Time = 12.5 ms	SO – 8 EP (Pb – Free)	2500 / Tape & Reel
NCV85082BPD33R2G	3.3 V	Delay Time = 9 ms Wakeup Period = 75 ms RESET HIGH to Wakeup Rising Delay Time = 37.5 ms	SO – 8 EP (Pb – Free)	2500 / Tape & Reel

NOTE: Contact factory for other options.

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# **MECHANICAL CASE OUTLINE**

NOTES 4&5

HIH

TOP VIEW

SIDE VIEW

**BOTTOM VIEW** 

NOTE 6

Е

NOTE 6 B

A1 NOTE 8

0.20 C D

△ 0.10 C D

NOTES 4&5

0.10 C D

8X b NOTES 3&7

**♦** 0.25**№** C A-B D

0.10 C

С

SEATING PLANE





SOIC-8 EP CASE 751AC ISSUE D

**DATE 02 APR 2019** 

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS

- 2. CONTROLLING DIMENSION: MILLING LERS
  3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE
  PROTRUSION SHALL BE 0.004 IN EXCESS OF MAXIMUM MATERIAL CONDITION.


  4. DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE
  BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED
  0.006 PER SIDE. DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR
  PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.010 mm PER SIDE.


  5. THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM.


  DIMENSIONS D. AND E1 ADE DETERMINED AT THE OUTERPMOST EYTPEMES.
- DIMENSIONS D AND E1 ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
- 6. DATUMS A AND B ARE TO BE DETERMINED AT DATUM H.
- 8. A1 IS DEFINED AND CAPPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 TO 0.25 FROM THE LEAD TIP.

  8. A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.









	MILLIMETERS		
DIM	MIN.	NOM	MAX.
Α	1.35	1.55	1.75
A1	İ	0.05	0.10
A2	1.35	1.50	1.65
b	0.31	0.41	0.51
O	0.17	0.21	0.23
D		4.90 BSC	
Е		6.00 BSC	
E1	3.90 BSC		
е		1.27 BSC	
F	2.24	2.72	3.20
F1	0.15	0.20	0.25
G	1.55	2.03	2.51
G1	0.41	0.46	0.51
h	0.25	0.38	0.50
L	0.40	0.84	1.27
L1	1.04 REF		
L2	0.25 REF		
Ø	0°	4°	8°

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D."

#### **GENERIC MARKING DIAGRAM\***




XXXXXX = Specific Device Code = Assembly Location Υ = Year ww = Work Week

= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present and may be in either location. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON14029D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 EP		PAGE 1 OF 1	

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.



DOCUMENT NUMBER: 98AON14119D		Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	D <sup>2</sup> PAK-7 (SHORT LEAD)		PAGE 1 OF 1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative