SDLS069

- Reduced-Power Versions of SN54196, SN54197, SN74196, and SN74197
 50-MHz Counters
- D-C Coupled Counters Designed to Replace Signetics 8280, 8281, 8290, and 8291 Counters in Most Applications
- Performs BCD, Bi-Quinary, or Binary Counting
- Fully Programmable
- Fully Independent Clear Input
- Counts at Input Frequencies from 0 to 35 MHz
- Input Clamping Diodes Simplify System Design

description

These high-speed monolithic counters consist of four d-c coupled master-slave flip-flops which are internally interconnected to provide either a divide-by-two and a divide-by-five counter (SN54176, SN74176) or a divide-by-two and a divide-by-eight counter (SN54177, SN74177). These counters are fully programmable; that is, the outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs. The outputs will change to agree with the data inputs independent of the state of the clocks.


These counters may also be used as 4-bit latches by using the count/load input as the strobe and entering data at the data inputs. The outputs will directly follow the data inputs when the count/load is low, but will remain unchanged when the count/load is high and the clock inputs are inactive.

These high-speed counters will accept count frequencies of 0 to 35 megahertz at the clock-1 input and 0 to 17.5 megahertz at the clock-2 input. During the count operation, transfer of information to the outputs occurs on the negative-going edge of the clock pulse. The counters feature a direct clear which when taken low sets all outputs low regardless of the states of the clocks.


All inputs are diode-clamped to minimize transmission-line effects and simplify system design. The circuits are compatible with most TTL logic families. Typical power dissipation is


SN54176, SN54177, SN74176, SN74177 35-MHz PRESETTABLE DECADE AND BINARY COUNTERS/LATCHES MAY 1971-REVISED MARCH 1988

SN54176, SN54177 ... J PACKAGE SN74176, SN74177 ... N PACKAGE (TOP VIEW)



logic symbols†





[†] These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

150 milliwatts. The SN54176 and SN54177 circuits are characterized for operation over the full military temperature range of -55°C to 125°C; the SN74176 and SN74177 circuits are characterized for operation from 0°C to 70°C.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all paramaters.



typical count configurations

SN54176 and SN74176

The output of flip-flop A is not internally connected to the succeeding flip-flops; therefore, the count may be operated in three independent modes:

- 1. When used as a binary-coded-decimal decade counter, the clock-2 input must be externally connected to the $\mathbf{Q}_{\mathbf{A}}$ output. The clock-1 input receives the incoming count, and a count sequence is obtained in accordance with the BCD count sequence function table shown at right.
- 2. If a symmetrical divide-by-ten count is desired for frequency synthesizers (or other applications requiring division of a binary count by a power of ten), the QD output must be externally connected to the clock-1 input. The input count is then applied at the clock-2 input and a divide-by-ten square wave is obtained at output Ω_A in accordance with the bi-quinary function table.

FUNCTION TABLES SN54176, SN74176

BI-QUINARY (5-2)

(See Note B)

DECADE (BCD)	
(See Note A)	
(See Note A)	

									_				
COUNT		ουτ	PUT		COUNT	OUTPUT							
COONT	0 _D	$\mathbf{o}_{\mathbf{C}}$	ОB	a _A	CODNI	QA	QD	QC	Q				
0	L	L	L	L	0	L	L	τ	L				
1	L	L	L	н	1	L	L	L	н				
2	L	L	н	L	2	L	L	н	L				
3	L	L	Н	н	3	L	L	н	н				
4	L	н	L	L	4	L	н	Ĺ	Ļ				
5	L	Н	L	н	5	н	L	Ļ	L				
6	L	н	н	L	6	н	L	L	н				
7	L	н	н	н	7	н	L	н	L				
8	н	L	L	L	8	н	L	н	н				
9	н	L	L	н	9	н	н	L	L				

H = high level, L = low level

NOTES: A. Output QA connected to clock-2 input. Output Q_D connected to clock-1 input.

3. For operation as a divide-by-two counter and a divide-by-five counter, no external interconnections are required. Flip-flop A is used as a binary element for the divide-by-two function. The clock-2 input is used to obtain binary divide-by-five operation at the QB, QC, and QD outputs. In this mode, the two counters operate independently; however, all four flip-flops are loaded and cleared simultaneously,

SN54177 and SN74177

The output of flip-flop A is not internally connected to the succeeding flip-flops, therefore the counter may be operated in two independent modes:

- 1. When used as a high-speed 4-bit ripple-through counter, output QA must be externally connected to the clock-2 input. The input count pulses are applied to the clock-1 input. Simultaneous divisions by 2, 4, 8, and 16 are performed at the QA, QB, QC, and QD outputs as shown in the function table at right.
- 2. When used as a 3-bit ripple-through counter, the input count pulses are applied to the clock-2 input. Simultaneous frequency divisions by 2, 4, and 8 are available at the Q_B , Q_C , and Q_D outputs. Independent use of flip-flop A is available if the load and clear functions coincide with those of the 3-bit ripple-through counter.

FUNCTION TABLE SN54177, SN74177


(See	Note	A)	
------	------	----	--


COUNT		OUT	PUT	
COUNT	QD	QC	QB	QA
0	L	L	L	L
1	L	L	L	H
2	L	L	н	L
3	L	L	н	н
4	L	н	L	L
5	L	н	L	н
6	L	н	н	L
7	L	н	н	н
8	н	L	L	L
9	н	L	L	н
10	н	L	н	L
11	н	L	н	н
12	н	н	L	L
13	н	н	L	н
14	н	н	н	L
16	н	н	н	н

H = high level. L = low level NOTE A: Output QA connected to clock-2 input.




SN54176, SN54177, SN74176, SN74177 35-MHz PRESETTABLE DECADE AND BINARY COUNTERS/LATCHES







SN54176, SN54177, SN74176, SN74177 35-MHz Presettable Decade and Binary Counters/Latches



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)							•		-				,		-									. 71
Input voltage	•							-															-	. 5.5 \
Interemitter voltage (see Note 2)	•																		-					. 5.5 V
Operating free-air temperature range:																								
	S	ŝN	74	41	76	, S	ŝŇ	74	17	77	Cir	си	its		-	-						0	°C	to 70°C
Storage temperature range		•				,															-6	5°(C to	150°C

NOTES: 1, Voltage values are with respect to network ground terminal.

 This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies between the clear and count/load inputs.

recommended operating conditions

		MIN	NOM	MAX	UNIT
	_SN54'	4.5	5	5.5	V
Supply voltage, VCC	SN74'	4.75	5	5.25	ľ
High-level output current, IOH				-800	μA
Low-level output current, IOL				16	mA
Count frequency (res Figure 1)	Clock-1 input	0		35	
	Clock-2 input	0		17,5	MHz
	Clock-1 input	14			
Low-level output current, IOL Count frequency (see Figure 1) Pulse width, t _w (see Figure 1) Input hold time, t _h (see Figure 1) nput setup time, t _{SU} (see Figure 1) Count enable time, t _{enable} (see Note 3 and Figure 1)	Clock-2 input	28			
	Clear	20			ns
	Load	25			
teaus hald sime a line Figure 1)	High-level data	twiload	}		
mput noid time, th (see Figure 1)	Low-level data	tw(load) –		ns
	High-level data	15			
Tubut setub tune, rSU isaa rigora is	Low-level data	20			ns
Count enable time, tenable (see Note 3 and Figure 1)		25			ns
	SN54'	-55		125	°c
Operating free-air temperature, T _A	SN74'	0		70	G

NOTE 3: Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure countring.



POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

SN54176, SN54177, SN74176, SN74177 35-MHz PRESETTABLE DECADE AND BINARY COUNTERS/LATCHES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETEI		TEST		+	SN54	176, SN	74176	SN54	177, SN	74177	
	FARAMETER	•	1631	CONDITIONS		MIN	TYPŤ	MAX	MIN	TYP‡	MAX	UNIT
∀ін	High-level input voltage					2		_	2			V
VIL	Low-level input voltage							0,8			0.8	V
Vik	Input clamp voltage			lj = -12 mA				-1.5			-1.5	V
V _{OH}	High-level output voltag		V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, 1 _{OH} = -800	μA	2.4	3.4		2.4	3.4		v
VOL	Low-level output voltage	9	V _{CC} = MIN, V _{1L} = 0.8 V,	V _{IH} = 2 V, I _{OL} = 16 mA	۹.		0.2	0.4		0.2	0.4	v
- 1j	Input current at maximu	im input voltage	VCC = MAX,	V ₁ = 5.5 V		<u> </u>		1			1	mΑ
		Data, count/load					·	40	-		40	
Чн	High-level input current	Clear, clock 1	V _{CC} = MAX,	Vj = 2.4 V				80			80	μA
		Clock 2						120			80	
		Data, count/load			_			-1.6			-1.6	
	Low-level input current	Clear	Vcc = MAX,	¥ 0.4 ¥				-3.2	-		-3.2	
11	Low-level input correlit	Clock 1	VCC - MAA,	vi – 0.4 v				-4.8			-4.8	mA
		Clock 2						-4.8			-3,2	
100	Short aireuit outout our	rant ŝ			SN541	-20		-57	-20		-57	
IOS	Short-circuit output curr	ent S	VCC = MAX	-18		-57	-18		-57	mA		
1CC	Supply current		V _{CC} = MAX,	See Note 4			30	48		30	48	mΑ

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25 °C$.

§Not more than one output should be shorted at a time.

¹QA outputs are tested at I_{OL} = 16 mA plus the limit value of I_{IL} for the clock-2 input. This permits driving the clock-2 input while fanning out to 10 Series 54/74 loads.

NOTE 4: I_{CC} is measured with all inputs grounded and all outputs open.

switching characteristics, V_{CC} = 5 V, R_L = 400 Ω , C_L = 15 pF, T_A = 25°C, see figure 1


PARAMETER#	FROM (INPUT)	TO (OUTPUT)	SN54	176, SN	74176	SN541	UNI		
FARAIWEI ER#			MIN	TYP	MAX	MIN	түр	MAX	
f _{max}	Clock 1	a _A	35	50		35	50		MHz
TPLH	Clock 1			8	13		8	13	
tPHL .	CIDER 1	۵ _A		11	17		11	17	ns
^t PLH	Clock 2			11	17		11	17	
¹ PHL	CIOCK 2	QB		17	26		17	26	ns
TPLH .	Clock 2			27	41	·	27	41	
^t PHL	CIOCK 2	QC		34	51		34	51	ns
^t PLH	Clock 2			13	20		44	66	
tPHL	GIOCK 2	۵ _D		17	26		50	75	ns
^t ₽LH	A, B, C, D			19	29		19	29	
TPHL	A, B, C, D	Q_A, Q_B, Q_C, Q_D		31	46		31	46	រាទ
^t PLH	Load		· · · · ·	29	43		29	43	
^t PHL	LUdU	Any		32	48		32	48	ns
tPHL	Clear	Any		32	48		32	48	ns

[#]f_{max} = maximum count frequency.

 $tp_{LH} \equiv propagation delay time, low-to-high-level output.$

tpHL = propagation delay time, high-to-low-level output.

SN54176, SN54177, SN74176, SN74177 35 MHz PRESETTABLE DECADE AND BINARY COUNTERS/LATCHES



POST OFFICE BOX 655012 • DALLAS, TEXAS 75263



17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74177N	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI	0 to 70		

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.

