- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- Less Than 2-ns Maximum Propagation Delay at 2.5-V and 3.3-V V_{CC}
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}

- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Supports Partial-Power-Down Mode Operation
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Small-Outline (DW), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOCTM) Circuitry Technology and Applications*, literature number SCEA009.




Figure 1. Output Voltage vs Output Current

This octal bus transceiver is operational at 1.2-V to 3.6-V V_{CC}, but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

The SN74AVCH245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



1

SN74AVCH245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES264A – APRIL 1999 – REVISED AUGSUT 1999

description (continued)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVCH245 is characterized for operation from –40°C to 85°C.


terminal assignments

FUNCTION TABLE

INP	UTS	OPERATION
OE	DIR	OFERATION
L	L	B data to A bus
L	Н	A data to B bus
н	Х	Isolation




logic symbol[†]



 † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Seven Other Channels



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	-0.5 V to 4.6 V
Input voltage range, V _I : Except I/O ports (see Note 1)	
I/O ports (see Notes 1 and 2)	
Voltage range applied to any input/output when the output	
is in the high-impedance or power-off state, V_O (see Note 1)	
Voltage range applied to any input/output when the output	
is in the high or low state, V _O (see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, I _O	
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGV package	92°C/W
DW package	58°C/W
PW package	83°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

3. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT		
Vcc	Supply voltage	Operating	1.65	3.6	v		
	Supply voltage	Data retention only	1.2		V		
		V _{CC} = 1.2 V	V _{CC}				
V		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		v		
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		v		
		$V_{CC} = 3 V \text{ to } 3.6 V$	2				
		V _{CC} = 1.2 V		GND			
\ <i>\</i>		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	V		
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	v		
		$V_{CC} = 3 V \text{ to } 3.6 V$			<u> </u>		
VI	Input voltage		0	3.6	V		
Va	Output voltage	Active state	0	VCC	v		
VO	Culput voltage	3-state	0	3.6	v		
		V _{CC} = 1.65 V to 1.95 V		-4			
IOHS	Static high-level output current [†]	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-8	mA		
		$V_{CC} = 3 \vee to 3.6 \vee$		-12			
		V _{CC} = 1.65 V to 1.95 V		4			
IOLS	Static low-level output current [†]	V_{CC} = 2.3 V to 2.7 V		8	mA		
		$V_{CC} = 3 \vee to 3.6 \vee$		12			
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 1.65 V to 3.6 V		5	ns/V		
Тд	Operating free-air temperature		-40	85	°C		

[†] Dynamic drive capability is equivalent to standard outputs with I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}. See Figure 1 for V_{OL} vs I_{OL} and V_{OH} vs I_{OH} characteristics. Refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number **SCEA006**, and *Dynamic Output Control (DOCTM) Circuitry Technology and Applications*, literature number **SCEA009**.

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74AVCH245 **OCTAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES264A - APRIL 1999 - REVISED AUGSUT 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	Vcc	MIN	TYP†	MAX	UNIT	
VOH		I _{OHS} = -100 μA	1.65 V to 3.6 V	V _{CC} -0.	2		.,		
		I _{OHS} = -4 mA,	1.65 V	1.2					
		I _{OHS} = -8 mA,	V _{IH} = 1.7 V	2.3 V	1.75			V	
		$I_{OHS} = -12 \text{ mA},$	3 V	2.3					
		I _{OLS} = 100 μA	1.65 V to 3.6 V			0.2			
\/		I _{OLS} = 4 mA,	V _{IL} = 0.57 V	1.65 V			0.45		
VOL		I _{OLS} = 8 mA,	V _{IL} = 0.7 V	2.3 V			0.55	V	
		I _{OLS} = 12 mA,	V _{IL} = 0.8 V	3 V			0.7		
Ц	Control inputs	$V_I = V_{CC} \text{ or } GND$		3.6 V			±2.5	μA	
	+	V _I = 0.7 V		2.3 V	45			μA	
IBHL:	÷	V _I = 0.8 V	3 V	75					
		V _I = 1.07 V		1.65 V	-25				
I _{BHH} §		V _I = 1.7 V		2.3 V	-45			μA	
		V _I = 2 V	3 V	-75					
				1.95 V	200				
BHL	o¶	$V_I = 0$ to V_{CC}		2.7 V	300			μA	
			3.6 V	500					
1	_ #	$V_{I} = 0$ to V_{CC}		1.95 V	-200			A	
IBHH	O″			2.7 V	-300			μA	
loff		V _I or V _O = 3.6 V		0			±10	μA	
Ioz		V _O = V _{CC} or GND		3.6 V			±10	μA	
ICC		$V_{I} = V_{CC} \text{ or GND},$	IO = 0	3.6 V			40	μA	
				2.5 V				- 5	
Ci	Control inputs	$V_{I} = V_{CC} \text{ or } GND$		3.3 V			P	pF	
0	A su D u sute			2.5 V					
C _{i0} A or B ports V		vO = vCC or GND	$V_{O} = V_{CC} \text{ or } GND$					pF	

[†] Typical values are measured at $T_A = 25^{\circ}C$.

[‡]The bus-hold circuit can sink at least the minimum low sustaining current at VIL max. IBHL should be measured after lowering VIN to GND and then raising it to VIL max.

§ The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to VCC and then lowering it to $V_{\mbox{\scriptsize IH}}$ min.

 \P An external driver must source at least I_{BHLO} to switch this node from low to high.

[#] An external driver must sink at least IBHHO to switch this node from high to low.

|| For I/O ports, the parameter IOZ includes the input leakage current.


switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.2 V	۲ <mark>0.1 × 0.1</mark> ۲	1.5 V 1 V	V _{CC} = ± 0.1		V _{CC} = ± 0.2		V _{CC} = ± 0.3		UNIT
		(001101)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t pd	A or B	B or A										ns
t _{en}	OE	A or B										ns
^t dis	OE	A or B										ns




operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT	
	Power dissipation	Outputs enabled	Ci = 0. f = 10 MHz				ъE
C _{pd}	capacitance	Outputs disabled	$C_L = 0$, $f = 10 MHz$				PF




- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns. D. The outputs are measured one at a time with one transition per measurement.

 - E. tpLZ and tpHZ are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tPLH and tPHL are the same as tpd.








- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tPLH and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms






- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - D. The outputs are measured one at a time with one tra
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. tpzL and tpzH are the same as ten.
 - G. tPLH and tPHL are the same as tpd.

Figure 4. Load Circuit and Voltage Waveforms





NOTES: A. CL includes probe and jig capacitance.


B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.

E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .

F. t_{PZL} and t_{PZH} are the same as t_{en} .

G. tPLH and tPHL are the same as tpd.





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated