

### Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

### **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

## Am29C833A/Am29C853A/Am29C855A



High-Performance CMOS Parity Bus Transceivers

### **PRELIMINARY**

### DISTINCTIVE CHARACTERISTICS

- High-speed CMOS bidirectional bus transceivers
  - T-R delay = 5 ns typical
  - R-Parity delay = 8 ns typical
- · Error flag with open-drain output
- · Generates odd parity for all-zero protection
- Low standby power
- Am29C855A adds new functionality

- · 200-mV typical input hysteresis on input data ports
- Very high output drive
- IOL = 48 mA Commercial, 32 mA Military
- JEDEC FCT-compatible specs
- Proprietary edge-rate controlled outputs
- Power-up/down disable circuit provides for glitch-free power supply sequencing

### **GENERAL DESCRIPTION**

The Am29C833A, Am29C853A, and Am29C855A are high-performance CMOS parity bus transceivers designed for two-way communications. Each device can be used as an 8-bit transceiver, as well as a 9-bit parity checker/generator. In the transmit mode, data is read at the R port and output at the T port with a parity bit. In the receive mode, data and parity are read at the T port, and the data is output at the R port along with the ERR flag showing the results of the parity test. Each of these devices is produced with AMD's exclusive CS11SA CMOS process, and features a typical propagation delay of 5 ns, as well as an output current drive of 48 mA.

In the Am29C833A, the error flag is clocked and stored in a register which is read at the open-drain ERR output. The CLR input is used to clear the error flag register. In the Am29C853A, a latch replaces this register, and the EN and CLR controls are used to pass, store, sample or clear the error flag output. When both output enables are disabled in the Am29C853A and Am29C833A, parity logic defaults to the transmit mode, so that the ERR pin reflects the parity of the R port. The Am29C855A, a variation of the Am29C853A, is designed so that when both output enables are HiGH, the ERR pin retains its current state.

The output enables, OER and OET, are used to force the port outputs to the high-impedance state so that other

devices can drive bus lines directly. In addition, the user can force a parity error by enabling both  $\overline{\text{OER}}$  and  $\overline{\text{OET}}$  simultaneously. This transmission of inverted parity gives the designer more system diagnostic capability.

The Am29C833A, Am29C853A, and Am29C855A incorporate AMD's proprietary edge-controlled outputs in order to minimize simultaneous switching noise (ground bounce). By controlling the output transient currents, ground bounce and ouput ringing have been greatly reduced. A modified AMD output provides a stable, usable voltage level in less time than a non-controlled output.


Additionally, speed degradation due to increasing number of outputs switching is reduced. Together, these benefits of edge-rate control result in significant increase in system performance despite a minor increase in device propagation delay.\*


A unique I/O circuitry provices for high-impedance outputs during power-off and power-up/down sequencing, thus providing glitch-free operation for card-edge and other active bus applications.

The Am29C833A, Am29C853A, and Am29C855A are available in the standard package options: DIPs, PLCCs, LCCs, SOICs, and Flatpacks.

\*For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (PID #10181A).


# SIMPLIFIED BLOCK DIAGRAM R, B PARITY PARITY BD005541





### **CONNECTION DIAGRAMS** Top View Am29C833A DIPs\* LCC\*\* OER ( ] Vcc 23 ٦ τ₀ 7 T, R<sub>2</sub> [ 21 \_ T₂ R<sub>3</sub> 20 \_ T₃ T4 R<sub>5</sub> [ \_ T<sub>6</sub> A<sub>7</sub> ] T7 ERR [ 15 PARITY CUR [ OET 15 8 ¥ 푌ᄩ GND [ ] CLK CD001398 CD001120

### Am29C853A/Am29C855A



<sup>\*</sup>Also available in 24-Pin Flatpack and Small Outline packages; pinout identical to DIPs.

<sup>\*\*</sup>Also available in 28-Pin PLCC; pinout identical to LCC.

### **FUNCTION TABLES**

### Am29C833A (Register Option)

	Inputs						j		Out	puts		
OET	ŌĒŘ	ČLR	CLK	Ri	Sum of H's of R <sub>i</sub>	Tį	Sum of H's (T <sub>I</sub> + Parity)	Rį	T <sub>i</sub>	Parity	ERR	Function
ե ե ե	1111	X X X	X X X	H	ODD EVEN ODD EVEN	NA NA NA	NA NA NA NA	NA NA NA NA	H L L	LHLH	NA NA NA NA	Transmit mode: transmits data from R port to T port, generating parity. Receive path is disabled.
H H H H	L L L	TTT	t † t	NA NA NA NA	NA NA NA	H H L	ODD EVEN ODD EVEN	HLL	NA NA NA NA	NA NA NA	HLHL	Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled.
X H H	X H H	1 111	X X X	X X L H	X X X ODD EVEN	X X X X	X X X X	Z Z Z Z	Z Z Z Z	Z Z Z Z	H H L	Clear error flag register.  Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode.
L L L	L L	X X X	X X X	H	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA	H	HLHL	8 4 4 8 8 8 8 8	Forced-error checking.

H = HIGH L = LOW t = LOW-to-HIGH Transition of Clock

X = Don't Care or Irrelevant

Z = High Impedance
NA = Not Applicable
\* = Store the State of the Last
Receive Cycle

ODD = Odd Number EVEN = Even Number i = 0, 1, 2, 3, 4, 5, 6, 7

### TRUTH TABLE

### **Error Flag Output**

### Am29C833A

Inp	uts	internal to Device	Outputs Pre-state	Output	
CLR	CLK	Point "P"	ERR <sub>n-1</sub>	ERR	Function
H	† †	Y X	Η L	H L L	Sample (1's Capture)
L	Х	Х	X	Н	Clear

Note: OET is HIGH and OER is LOW.

### FUNCTION TABLES (Cont'd.)

### Am29C853A (Latch Option)

				Inputs					Out	puts		
OET	ŌĒR	CLR	EN	Ri	Sum of H's of R <sub>i</sub>	T <sub>i</sub>	Sum of H's (T <sub>i</sub> + Parity)	Rį	Ti	Parity	ERR	Function
L	####	×××	X X X	IIJ	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	24 4 4 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	HHLL	-11-1	NA NA NA	Transmit mode: transmits data from R port to T port, generating parity. Receive path is disabled.
H H H	L	ددد		NA NA NA NA	NA NA NA NA	IIJJ	ODD EVEN ODD EVEN	TIJJ	NA NA NA	NA NA NA NA	エーエー	Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled.
HHH	L L L	1111	L	NA NA NA NA	NA NA NA NA	HHLL	ODD EVEN ODD EVEN	IIJJ	NA NA NA	NA NA NA NA	HUHL	Receive mode: transmits data from T port to R port, passes parity test resulting in error flag. Transmit path is disabled.
н	L	Н	н	NA	NA	×	×	×	NA	NA	•	Store the state of error flag latch.
Х	Х	L	н	X	X	X	X	X	NA	NA	Ι	Clear error flag latch.
H H H H	H H H	H L X	HLL	ххгн	X X ODD EVEN	X X X	X X X	Z Z Z Z	Z Z Z Z	Z Z Z Z	יבבר	Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode.
L L L	L L L	X X X	X X X	##11	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA NA	H H L	HLHL	NA NA NA NA	Forced-error checking

### Am29C855A (Latch Option)

				Inputs					Out	puts		
OET	ŌĒR	CLR	EN	Ri	Sum of H's of R <sub>i</sub>	Τį	Sum of L's (T <sub>I</sub> + Parity)	Ri	T <sub>i</sub>	Parity	ERR	Function
L L L		X X X	X X X	H	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA	HHLL	エトエト	•	Transmit mode: transmits data from R port to T port, generating parity. Receive path is disabled.
H H H	L L L			NA NA NA NA	NA NA NA NA	****	ODD EVEN ODD EVEN	##U-	NA NA NA NA	NA NA NA NA	エーエー	Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled.
H H H	L L L	IIII	L L L	NA NA NA NA	NA NA NA NA	IIII	ODD EVEN ODD EVEN	TIL	NA NA NA NA	NA NA NA NA	- L. L	Receive mode: transmits data from T port to R port, passes parity test resulting in error flag. Transmit path is disabled.
н	L	н	Н	NA	NA	X	х	х	NA	NA	•	Store the state of error flag latch.
Х	Х	L	Н	Х	X	Х	X	Х	NA	NA	н	Clear error flag latch.
Н	H	H	H	×	×	×	X X	Z Z	Z Z	Z Z	н	Both transmitting and receiving paths are disabled.
L L L	L	X X X	X X X	F H	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA NA	HLL	H L H L	:	Forced-error checking.

H = HIGH L = LOW X = Don't Care or Irrelevant

Z = High Impedance
NA = Not Applicable
\* = Store the State of the Last
Receive Cycle

ODD = Odd Number EVEN = Even Number i = 0, 1, 2, 3, 4, 5, 6, 7

# TRUTH TABLE Error Flag Output

### Am29C853A/Am29C855A

Inp	uts	Internal to Device	Outputs Pre-state	Output	
ĒÑ	CLR	Point "P"	ERR <sub>n-1</sub>	ERR	Function
L L	7 7	H	×	L H	Pass
L L	H	L X H	X L H	L L H	Sample (1's Capture)
Н	L	X	X	Н	Clear
H	H	X X	L L	H	Store


Note: OET is HIGH and OER is LOW.

### ORDERING INFORMATION

### Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid (	Combinations
AM29C833A	
AM29C853A	PC, PCB, SC, JC, LC
AM29C855A	.]

### **Valid Combinations**


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

### **MILITARY ORDERING INFORMATION**

### **APL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



### **Valid Combinations**

Valid Combinations list configurations planned to be
supported in volume for this device. Consult the local AMD
sales office to confirm availability of specific valid
combinations or to check for newly released valid combinations.

### **Group A Tests**

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

### 

### PIN DESCRIPTION

### Am29C833A/Am29C853A/Am29C855A

### OER Output Enable-Receive (Input, Active LOW)

When LOW in conjunction with OET HIGH, the devices are in the Receive mode (R<sub>i</sub> are outputs, T<sub>i</sub> and Parity are inputs).

# OET Output Enable-Transmit (Input, Active LOW) When LOW in conjunction with OER HIGH, the devices are in the Transmit mode (R<sub>i</sub> are inputs, T<sub>i</sub> and Parity are

### Ri Receive Port (Input/Output, Three-State)

R<sub>i</sub> are the 8-bit data inputs in the Transmit mode, and the outputs in the Receive mode.

### Ti Transmit Port (Input/Output, Three-State)

T<sub>i</sub> are the 8-bit data outputs in the Transmit mode, and the inputs in the Receive mode.

### Parity Parity Flag (Input/Output, Three-State)

In the Transmit mode, the Parity signal is an active output used to generate odd parity. In the Receive mode, the  $T_i$  and Parity inputs are combined and checked for odd parity. When both output enables are HIGH, the Parity Flag is in the high impedance state. When both output enables are LOW, the Parity bit forces a parity error.

### Am29C833A Only

ERR Error Flag (Output, Open Drain)

In the Receive mode, the parity of the  $T_i$  bits is calculated and compared to the Parity input.  $\overline{ERR}$  goes LOW when the comparison indicates a parity error.  $\overline{ERR}$  stays LOW until the register is cleared.

### CLR Clear (Input, Active LOW)

When CLR goes LOW, the Error Flag Register is cleared (ERR goes HIGH).

### CLK Clock (Input, Positive Edge-Triggered)

This pin is the clock input for the Error Flag register.

### Am29C853A/Am29C855A Only

### ERR Error Flag (Output, Open Drain)

In the Receive mode, the parity of the T<sub>i</sub> bits is calculated and compared to the Parity input. ERR goes LOW when the comparison indicates a parity error. ERR stays LOW until the latch is cleared. In the Am29C855A, the error flag will retain its previous state when OET and OER are HIGH.

### CLR Clear (Input, Active LOW)

When CLR goes LOW and EN is HIGH, the Error Flag latch is cleared (ERR goes HIGH).

### EN Latch Enable (Input, Active LOW)

This pin is the latch enable for the Error Flag latch.

### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature65 Supply Voltage to Ground Potential	to +150°C
Continuous0.5	V to +6 V
DC Output Voltage0	.5 V +6 V
DC Input Voltage0	.5 V +6 V
DC Output Diode Current: Into Output	+ 50 mA
Out of Output	50 mA
DC Input Diode Current: Into Input	+ 20 mA
Out of Input	
DC Output Current per Pin: ISINK	+ 70 mA
ISOURCE ······	
Total DC Ground Current .(n x IOL + m x ICCT) m	A (Note 1)
Total DC V <sub>CC</sub> Current (n x l <sub>OH</sub> + m x l <sub>CCT</sub> ) m	A (Note 1)

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

### **OPERATING RANGES**

Commercial (C) Devices	
Temperature (T <sub>A</sub> )	0 to +70°C
Supply Voltage	
Military (M) Devices	
Temperature (T <sub>A</sub> )	55 to +125°C
Supply Voltage	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description		Test	Condition	8	Min.	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 4.5 V V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -15 mA			2.4		Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 4.5 V,		MIL IOL = 3	32 mA		0.5	Volts
*UL	Output LOW Voltage	VIN = VIH or VIL	IN = VIH or VIL COM'L IOL = 48 mA				0.5	Volts
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage (Note 2)	Am29	Am29C853A Am29C855A Am29C833A		2		Volts
V <sub>IL</sub>	input LOW Voltage	Guaranteed Inpu Voltage for All I					0.8	Volts
Vi	Input Clamp Voltage	V <sub>CC</sub> = 4.5 V, I <sub>IN</sub>	=-18	mA			-1.2	Volts
IIL	Input LOW Current	V <sub>CC</sub> = 5.5 V		V <sub>IN</sub> = 0.0 V			-10	μΑ
112		Input Only		V <sub>IN</sub> = 0.4 V	V <sub>IN</sub> = 0.4 V		-5	L "``
hн	Input HIGH Current	V <sub>CC</sub> = 5.5 V	V <sub>CC</sub> = 5.5 V V <sub>IN</sub> = 2.7 V				5	μΑ
		Input Only		V <sub>IN</sub> = 5.5 V		<u> </u>	10	
lozh		V <sub>CC</sub> = 5.5 V	V <sub>CC</sub> = 5.5 V V <sub>OUT</sub> = 2.7 V				15	5 μΑ
·02A	Output Off-State Current	I/O Port		V <sub>OUT</sub> ≈ 5.5			20	,
lozL	(High Impedance)	V <sub>CC</sub> = 5.5 V		V <sub>OUT</sub> = 0.4			-15	μΑ
<u></u>	<u> </u>	I/O Port		V <sub>OUT</sub> = 0.0	V	<u> </u>	-20	
IOFF	Off-State Current (ERR Only)	V <sub>CC</sub> = 5.5 V V <sub>O</sub> = 5.5 V					20	μА
l <sub>SC</sub>	Output Short-Circuit Current	V <sub>CC</sub> = 5.5 V, V <sub>C</sub>	)=0V	(Note 3)		-60		mA
loca			VIN =	V <sub>CC</sub> or	MIL		1.5	mA.
,000		V <sub>CC</sub> = 5.5 V	GND		COM'L		1.2	
	Static Supply Current	Outputs Open	Outputs Open		R <sub>i</sub> , T <sub>i</sub> , Parity		1.5	
ССТ			V <sub>IN</sub> = 3.4 V		CLR, EN, OET, OER		3.0 mA/Bit	
ICCD†	Dynamic Supply Current	V <sub>CC</sub> = 5.5 V (No	ote 4)				275	μΑ/Bit/ MHz

- Notes: 1. n = number outputs, m = number of inputs.
  2. Input thresholds are tested in combination with other DC parameters or by correlation.
  3. Not more than one output shorted at a time. Duration should not exceed 100 milliseconds.
  4. Measured at a frequency ≤ 10 MHz with 50% duty cycle.

<sup>†</sup> Not included in Group A tests.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

				CO	M'L	M	<u>                                     </u>	
Parameter Symbol	Parameter Description		Test Conditions*	Min.	Max.	Min.	Max.	Units
tPLH	Barrelline Balan B An T T An	D. (Maria )			10.5		12	ns
t <sub>PHL</sub>	Propagation Delay R <sub>i</sub> to T <sub>i</sub> , T <sub>i</sub> to	H; (Note 3)			10.5		12	กร
tPLH					13		12	ns
tpHL	Propagation Delay Ri to Parity				13		14.5	ns
tzH	Output Enable Time OER, OET t	o R <sub>i</sub> , T <sub>i</sub> and			10.5		12	ns
tzL	Parity		]		10.5		12	ns
tHZ	Output Disable Time OER, OET	to R <sub>i</sub> , T <sub>i</sub> and	1		10.5		12	ns
tLZ	parity	•			10.5		12	ns
ts	Ti, Parity to CLK Setup Time (No	ote 1)		12		14		ns
tH	T <sub>i</sub> , Parity to CLK Hold Time (Not	e 1)	C <sub>L</sub> = 50 pF	0		2		ns
<sup>t</sup> REC	Clear (CLR J ) to CLK Setup	Time (Note 2)	$R_1 = 500 \Omega$ $R_2 = 500 \Omega$	0		2		ns
tрwн	Clock Pulse Width (Note 1)	HIGH	$R_3 = 360 \Omega$	6		9		ns
1PWL	Clock Pulse Width (Note 1)	LOW		6		9		ns
tpwl.	Clear Pulse Width	row		6		9		ns
t <sub>PHL</sub>	Propagation Delay CLK to ERR (	Note 1)	]		10		14	ns
t <sub>PLH</sub>	Propagation Delay CLR to ERR				18		21	ns
tрLH	Propagation-Delay Ti, Parity to El	7R			19		21	ns
tpHL	(PASS Mode Only) Am29C853A/				19		21	ns
tpLH			1		13		15	ns
t <sub>PHL</sub>	Propagation Delay OER to Parity		1		15		17	ns

<sup>\*</sup>See test circuit and waveforms.

Notes: 1. For Am29C853A/Am29C855A, replace CLK with EN.

2. Applies only to Am29C833A.

3. \*For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (PID #10181A).