

## MM54HCT253/MM74HCT253 Dual 4-Channel TRI-STATE® Multiplexer

### General Description

The MM54HCT253/MM74HCT253 utilizes advanced silicon-gate CMOS technology to achieve the low power consumption of standard CMOS integrated circuits, along with the capability to drive 10 LS-TTL loads. The large output drive and TRI-STATE features of this device make it ideally suited for interfacing with bus lines in bus organized systems. When the output control input is taken high, the multiplexer outputs are sent into a high impedance state.


When the output control is held low, the associated multiplexer chooses the correct output channel for the given input signals determined by the select A and B inputs.

The 54HC/74HC logic family is functionally and pinout compatible with the standard 54LS/74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to  $V_{CC}$  and ground.

### Features

- Typical propagation delay: 24 ns
- Low quiescent current: 80  $\mu$ A maximum (74HCT Series)
- Low input current: 1  $\mu$ A maximum
- Fanout of 10 LS-TTL loads
- TTL input compatible

### Connection Diagram



Order Number MM54HCT253 or MM74HCT253

### Truth Table

Select Inputs		Data Inputs				Output Control	Output
B	A	C0	C1	C2	C3	G	Y
X	X	X	X	X	X	H	Z
L	L	L	X	X	X	L	L
L	L	H	X	X	X	L	H
L	H	X	L	X	X	L	L
L	H	X	H	X	X	L	H
H	L	X	X	L	X	L	L
H	L	X	X	H	X	L	H
H	H	X	X	X	L	L	L
H	H	X	X	X	H	L	H

Select inputs A and B are common to both sections.

H = high level, L = low level, X = irrelevant, Z = high impedance (off).

## Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ( $V_{CC}$ )	-0.5 to +7.0V
DC Input Voltage ( $V_{IN}$ )	-1.5 to $V_{CC}$ + 1.5V
DC Output Voltage ( $V_{OUT}$ )	-0.5 to $V_{CC}$ + 0.5V
Clamp Diode Current ( $I_{IK}, I_{OK}$ )	±20 mA
DC Output Current, per pin ( $I_{OUT}$ )	±35 mA
DC $V_{CC}$ or GND Current, per pin ( $I_{CC}$ )	±70 mA
Storage Temperature Range ( $T_{STG}$ )	-65°C to +150°C
Power Dissipation ( $P_D$ ) (Note 3)	600 mW
S.O. Package only	500 mW
Lead Temp. ( $T_L$ ) (Soldering 10 seconds)	260°C

## Operating Conditions

	Min	Max	Units
Supply Voltage ( $V_{CC}$ )	4.5	5.5	V
DC Input or Output Voltage ( $V_{IN}, V_{OUT}$ )	0	$V_{CC}$	V
Operating Temp. Range ( $T_A$ )			
MM74HCT	-40	+85	°C
MM54HCT	-55	+125	°C
Input Rise or Fall Times ( $t_r, t_f$ )		500	ns

## DC Electrical Characteristics $V_{CC} = 5V \pm 10\%$ (unless otherwise specified)

Symbol	Parameter	Conditions	$T_A = 25^\circ\text{C}$		74HCT	54HCT	Units	
			Typ	Guaranteed Limits				
			$T_A = -40^\circ\text{C to } 85^\circ\text{C}$		$T_A = -55^\circ\text{C to } 125^\circ\text{C}$			
$V_{IH}$	Minimum High Level Input Voltage			2.0	2.0	2.0		V
$V_{IL}$	Maximum Low Level Input Voltage			0.8	0.8	0.8		V
$V_{OH}$	Minimum High Level Output Voltage	$V_{IN} = V_{IH}$ or $V_{IL}$ $ I_{OUT}  = 20 \mu\text{A}$	$V_{CC}$	$V_{CC}-0.1$	$V_{CC}-0.1$	$V_{CC}-0.1$		V
			$I_{OUT} = 4.0 \text{ mA}, V_{CC} = 4.5\text{V}$	4.2	3.98	3.84	3.7	V
			$I_{OUT} = 4.8 \text{ mA}, V_{CC} = 5.5\text{V}$	5.7	4.98	4.84	4.7	V
$V_{OL}$	Maximum Low Level Output Voltage	$V_{IN} = V_{IH}$ or $V_{IL}$ $ I_{OUT}  = 20 \mu\text{A}$	0	0.1	0.1	0.1		V
			$I_{OUT} = 4.0 \text{ mA}, V_{CC} = 4.5\text{V}$	0.2	0.26	0.33	0.4	V
			$I_{OUT} = 4.8 \text{ mA}, V_{CC} = 5.5\text{V}$	0.2	0.26	0.33	0.4	V
$I_{IN}$	Maximum Input Current	$V_{IN} = V_{CC}$ or GND, $V_{IH}$ or $V_{IL}$		±0.1	±1.0	±1.0		μA
$I_{OZ}$	Maximum TRI-STATE Output Leakage Current	$V_{OUT} = V_{CC}$ or GND Enable = $V_{IH}$ or $V_{IL}$		±0.5	±5.0	±10		μA
$I_{CC}$	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu\text{A}$		8.0	80	160		μA
		$V_{IN} = 2.4\text{V}$ or 0.5V (Note 4)		0.6	0.8	1.0		mA

**Note 1:** Absolute Maximum Ratings are those values beyond which damage to the device may occur.

**Note 2:** Unless otherwise specified all voltages are referenced to ground.

**Note 3:** Power Dissipation temperature derating—plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 100°C to 125°C.

**Note 4:** Measured per pin. All others tied to  $V_{CC}$  or ground.

**AC Electrical Characteristics**  $V_{CC} = 5V, T_A = 25^\circ C, t_r = t_f = 6 ns, C_L = 15 pF$


Symbol	Parameter	Conditions	Typ	Units
$t_{PHL}, t_{PLH}$	Maximum Propagation Delay, Select A or B to Y		23	ns
$t_{PHL}, t_{PLH}$	Maximum Propagation Delay, any Data to Y		20	ns
$t_{PZH}, t_{PZL}$	Maximum Output Enable Time Y Output to a Logic Level	$R_L = 1k$	15	ns
$t_{PHZ}, t_{PLZ}$	Maximum Output Disable Time Y Output to High Impedance State	$R_L = 1k$	11	ns

**AC Electrical Characteristics**  $C_L = 50 pF, t_r = t_f = 6 ns$  (unless otherwise specified)

Symbol	Parameter	Conditions	$T_A = 25^\circ C$		74HC $T_A = -40^\circ C$ to $85^\circ C$		54HC $T_A = 55^\circ C$ to $125^\circ C$		Units	
			Min	Typ	Max	Min	Max	Min		Max
$t_{PHL}, t_{PLH}$	Maximum Propagation Delay, Select A or B to Y			26	40		50		60	ns
$t_{PHL}, t_{PLH}$	Maximum Propagation Delay, and Data to Y			24	35		44		53	ns
$t_{PZH}, t_{PZL}$	Maximum Output Enable Time	$R_L = 1 k\Omega$		19	26		33		39	ns
$t_{PHZ}, t_{PLZ}$	Maximum Output Disable Time	$R_L = 1 k\Omega$		13	20		25		30	ns
$t_{THL}, t_{TLH}$	Maximum Output Rise and Fall Time			8	15		19		22	ns
$C_{IN}$	Maximum Input Capacitance			5	10		10		10	pF
$C_{PD}$	Power Dissipation Capacitance (Note 5)	(per package) Output Enabled Outputs Disabled		90	25					pF pF


**Note 5:**  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} V_{CC} f + I_{CC}$ .

**Logic Diagram**




TL/F/8434-2

**Physical Dimensions** inches (millimeters)



**Order Number MM54HCT253J or MM74HCT253J**  
NS Package Number J16A



**Order Number MM74HCT253N**  
NS Package Number N16E

**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
1111 West Bardin Road  
Arlington, TX 76017  
Tel: (800) 272-9959  
Fax: (800) 737-7018

**National Semiconductor Europe**  
Fax: (+49) 0-180-530 85 86  
Email: onjwge@tevm2.nsc.com  
Deutsch Tel: (+49) 0-180-530 85 85  
English Tel: (+49) 0-180-532 78 32  
Français Tel: (+49) 0-180-532 93 58  
Italiano Tel: (+49) 0-180-534 16 80

**National Semiconductor Hong Kong Ltd.**  
13th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd.  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: (852) 2737-1600  
Fax: (852) 2736-9960

**National Semiconductor Japan Ltd.**  
Tel: 81-043-299-2309  
Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.