


Features

- Output: 125 MHz LVPECL output pair
- Input: 15 MHz 1.8-V external reference clock
- RMS phase jitter:
 12 kHz to 20 MHz offset: 2.60 ps (typical)
- Package: Pb-free 24-pin QFN
- Supply voltage: 3.3 V
- Temperature range: Commercial and Industrial

Logic Block Diagram

Functional Description

The CY2XP61 is a PLL-based high performance clock generator that uses Cypress's low-noise VCO technology to achieve less than 4 ps typical RMS phase jitter. The CY2XP61 uses a 1.8 V external reference clock input to generate one LVPECL output pair, which can be asynchronously enabled/disabled with an OE pin (Pin 5). The device operates at 3.3 V. Pin 5 can also be programmed as PD#. The OE function is used to enable or disable the CLK output quickly, but it does not reduce core power consumption. The PD# function puts the device into a low-power state.






Contents

Pinouts	3
Pin Definitions	3
Absolute Maximum Conditions	4
Operating Conditions	4
DC Electrical Characteristics	5
AC Electrical Characteristics	5
Parameter Measurements	6
Application Information	7
Power Supply Filtering Techniques	
Termination for LVPECL Output	7
Ordering Information	8
Ordering Code Definitions	

Package Diagram	9
Acronyms	
Document Conventions	
Units of Measure	10
Document History Page	11
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	12
PSoC® Solutions	12
Cypress Developer Community	12
Technical Support	



Pinouts



Pin Definitions

Pin	Name	Туре	Description
1	VDD	Power	3.3 V power supply.
2, 3, 4, 6, 7, 8, 10, 11, 12, 15, 18, 19, 20, 21, 22, 23, 24			No Connection
5	PD#/OE	Input	Power Down (Active Low)/Output Enable
9	REFIN	Input	Reference Clock Input
13, 14	VSS	Power	Ground
16,17	CLK#, CLK	LVPECL Output	Differential clock output



Absolute Maximum Conditions

Parameter	Description	Conditions	Min	Max	Unit
V _{DD}	Supply voltage		-0.5	4.4	V
V _{IN} ^[1]	DC input voltage	Relative to V _{SS}	-0.5	V _{DD} + 0.5	V
Τ _S	Storage temperature	Non-operating	-65	150	°C
TJ	Junction temperature		-	135	°C
ESD _{HBM}	ESD protection, Human body model	JEDEC STD 22-A114-B	2000	-	V
UL-94	Flammability rating	ability rating At 1/8 in. V–0		-0	
$\Theta_{JA}^{[2]}$	Thermal resistance, junction to ambient	0 m/s airflow	2	0	°C/W

Operating Conditions

Parameter	Description	Min	Max	Unit
V _{DD}	3.3 V supply voltage	3.135	3.465	V
T _A	Ambient temperature, Commercial	0	70	°C
T _A	Ambient temperature, industrial	-40	85	°C
T _{PU}	Power-up time for all V_{DD} to reach minimum specified supply voltage (power ramp must be monotonic)	0.05	500	ms

Notes
 The voltage on any input or I/O pin cannot exceed the power pin during power-up.
 Simulated using Sentinel TI software. Layer thicknesses are 2/1/1/2oz, with the assumption that 5% area under the package is vias.



DC Electrical Characteristics

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
I _{DD}	Operating supply current with output unterminated	V _{DD} = 3.465 V, F _{OUT} = 125 MHz	-	-	125	mA
I _{DDT}	Operating supply current with output terminated	V _{DD} = 3.465 V, F _{OUT} = 125 MHz	-	-	150	mA
I _{OZ}	LVPECL output leakage current	OE = V _{SS}	-35	-	35	μA
V _{OH}	LVPECL output high voltage	V_{DD} = 3.3 V, R_{TERM} = 50 Ω to V_{DD} – 2.0 V	V _{DD} – 1.15	-	V _{DD} – 0.75	V
V _{OL}	LVPECL output low voltage	V _{DD} = 3.3 V, R _{TERM} = 50 Ω to V _{DD} – 2.0 V	V _{DD} – 2.0	-	V _{DD} – 1.625	V
V _{OD1}	LVPECL differential output voltage	V _{DD} = 3.3 V, R _{TERM} = 50 Ω to V _{DD} – 2.0 V	600	-	1000	mV
V _{OCM}	LVPECL output common mode voltage ($V_{OH} + V_{OL}$) / 2	V_{DD} = 3.3 V, R_{TERM} = 50 Ω to V_{DD} – 2.0 V	1.2	-	-	V
V _{IH1}	Input high voltage, OE		0.7 × V _{DD}	_	V _{DD} + 0.3	V
V _{IL1}	Input low voltage, OE		-0.3	-	0.3 × V _{DD}	V
V _{IH2}	Input high voltage, REFIN		1.25	-	1.8	V
V _{IL2}	Input low voltage, REFIN		-	-	0.25	V
I _{IH}	Input high current, OE	OE = V _{DD}	-	-	115	μA
IIL	Input low current, OE	OE = V _{SS}	-50	_	-	μA
C _{IN} ^[3]	Input capacitance, OE		-	15	-	pF
C _{INREF} ^[3]	Pin capacitance, REFIN		-	4.5	-	pF


AC Electrical Characteristics


Parameter ^[3]	Description	Conditions	Min	Тур	Max	Unit
F _{OUT}	Output frequency	15 MHz reference input		125	•	MHz
T _R , T _F	Output rise or fall time	20% to 80% of full output swing	-	0.5	1.0	ns
T _{Jitter(\u00f6)}	RMS phase jitter (Random)	12 kHz to 20 MHz offset	-	2.6	4	ps
T _{DC}	Output duty cycle	Measured at zero crossing point	45	50	55	%
T _{LOCK}	Startup time	Time for CLK to reach valid frequency measured from the time V _{DD} = V _{DD} (min)	-	-	5	ms
Т _{ОНZ}	Output disable time	Time from falling edge on OE to stopped outputs (Asynchronous)	-	-	100	ns
T _{OE}	Output enable time	Time from rising edge on OE to outputs at a valid frequency (Asynchronous)	-	_	100	ns

Note
 3.
 Not 100% tested, guaranteed by design and characterization.



Parameter Measurements










Figure 4. Output Rise and Fall Time















Application Information

Power Supply Filtering Techniques

As in any high-speed analog circuitry, noise at the power supply pins can degrade performance. To achieve optimum jitter performance, use good power supply isolation practices. Figure 8 illustrates a typical filtering scheme. Since all the current flows through pin 1, the resistance and inductance between this pin and the supply is minimized. A 0.01 or 0.1 μ F ceramic chip capacitor is also located close to this pin to provide a short and low impedance AC path to ground. A 1 to 10 μ F ceramic or tantalum capacitor is located in the general vicinity of this device and may be shared with other devices.


Figure 8. Power Supply Filtering



Termination for LVPECL Output

The CY2XP61 implements its LVPECL driver with a current steering design. For proper operation, it requires a 50 ohm DC termination on each of the two output signals. For 3.3 V operation, this datasheet specifies output levels for termination to $V_{DD} - 2.0$ V. Note that it is also possible to terminate with 50 ohms to ground (V_{SS}), but the high and low signal levels differ from the data sheet values. Termination resistors are best located close to the destination device. To avoid reflections, trace characteristic impedance (Z₀) should match the termination impedance. Figure 9 shows a standard termination scheme.

Figure 9. LVPECL Output Termination






Ordering Information

Part Number	Package Type	Product Flow
CY2XP61LQXC	24-pin QFN	Commercial, 0 °C to 70 °C
CY2XP61LQXCT	24-pin QFN – Tape and Reel	Commercial, 0 °C to 70 °C
CY2XP61LQXI	24-pin QFN	Industrial, –40 °C to 85 °C
CY2XP61LQXIT	24-pin QFN – Tape and Reel	Industrial, –40 °C to 85 °C


Ordering Code Definitions





Package Diagram

Figure 10. 24-pin QFN (4 × 4 × 0.55 mm) LQ24A (2.65 × 2.65) E-Pad (Sawn) Package Outline, 001-13937



<u>NOTES</u> :

- 1. 🕅 HATCH IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC # MO-248
- 3. PACKAGE WEIGHT : $^{''}$ 29 ± 3 mg
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13937 *F



Acronyms

Acronym	Description
ESD	Electrostatic Discharge
JEDEC	Joint Electron Devices Engineering Council
LVPECL	Low-Voltage Positive Emitter-Coupled Logic
OE	Output Enable
PLL	Phase-Locked Loop
QFN	Quad-Flat No-lead
VCO	Voltage-Controlled Oscillator

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
kΩ	kilohm
kHz	kilohertz
MHz	megahertz
μA	microampere
mA	milliampere
ms	millisecond
mW	milliwatt
ns	nanosecond
%	percent
pF	picofarad
ppm	parts per million
ps	picosecond
V	volt



Document History Page

	Document Title: CY2XP61, 125 MHz LVPECL Clock Generator Document Number: 001-75768			
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	3516636	PURU	02/09/2012	New data sheet.
*A	4020868	CINM	06/05/2013	Changed status from Preliminary to Final. Updated Package Diagram: spec 001-13937 – Changed revision from *C to *E.
*В	4724046	TAVA	04/14/2015	Updated to new template. Completing Sunset Review.
*C	6010792	PAWK	01/02/2018	Updated Package Diagram: spec 001-13937 – Changed revision from *E to *F. Updated to new template.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community Community | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-75768 Rev. *C

[©] Cypress Semiconductor Corporation, 2012-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infinged by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products.