


Advance Information

**8-Input Multiplexer****Type Features:**

- Buffered inputs
- Typical propagation delay:
6 ns @ $V_{CC} = 5 V$, $T_A = 25^\circ C$, $C_L = 50 pF$

Family Features:

- Exceeds 2-kV ESD Protection - MIL-STD-883, Method 3015
- SCR-Latchup-resistant CMOS process and circuit design
- Speed of bipolar FAST®/AS/S with significantly reduced power consumption
- Balanced propagation delays
- AC types feature 1.5-V to 5.5-V operation and balanced noise immunity at 30% of the supply
- $\pm 24\text{-mA}$ output drive current
 - Fanout to 15 FAST® ICs
 - Drives 50-ohm transmission lines

*FAST is a Registered Trademark of Fairchild Semiconductor Corp.

The RCA CD54/74AC151 and CD54/74ACT151 8-input digital multiplexers use the RCA ADVANCED CMOS technology. They have three binary control inputs (S_0 , S_1 , and S_2) and an active-LOW Enable (E) input. The three binary inputs select 1 of 8 channels. The output is both inverting (Y) and non inverting (\bar{Y}).

The CD74AC151 and CD74ACT151 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line small-outline plastic packages (M suffix). Both package types are operable over the following temperature ranges: Commercial (0 to $70^\circ C$); Industrial (-40 to $+85^\circ C$); and Extended Industrial/Military (-55 to $+125^\circ C$).

The CD54AC151 and CD54ACT151, available in chip form (H suffix), are operable over the -55 to $+125^\circ C$ temperature range.

INPUTS												OUTPUTS	
E	S_2	S_1	S_0	I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7	\bar{Y}	Y
H	X	X	X	X	X	X	X	X	X	X	X	H	L
L	L	L	L	L	X	X	X	X	X	X	X	H	L
L	L	L	L	H	X	X	X	X	X	X	X	L	H
L	L	L	H	X	L	X	X	X	X	X	X	L	H
L	L	L	H	X	H	X	X	X	X	X	X	L	H
L	L	H	L	X	X	L	X	X	X	X	X	H	L
L	L	H	L	X	X	H	X	X	X	X	X	L	H
L	L	H	H	X	X	X	L	X	X	X	X	H	L
L	H	L	L	X	X	X	X	X	L	X	X	H	L
L	H	L	L	X	X	X	X	H	X	X	X	L	H
L	H	L	H	X	X	X	X	X	L	X	X	L	H
L	H	L	H	X	X	X	X	X	H	X	X	L	H
L	H	H	L	X	X	X	X	X	X	X	L	H	L
L	H	H	L	X	X	X	X	X	X	H	X	L	H
L	H	H	H	X	X	X	X	X	X	X	X	L	H
L	H	H	H	X	X	X	X	X	X	X	X	H	L

H = HIGH voltage level.

L = LOW voltage level.

X = Don't care.

CD54/74AC151

CD54/74ACT151

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE (V_{CC})	-0.5 to 6 V
DC INPUT DIODE CURRENT, I_{IK} (for $V_I < -0.5$ V or $V_I > V_{CC} + 0.5$ V)	±20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (for $V_O < -0.5$ V or $V_O > V_{CC} + 0.5$ V)	±50 mA
DC OUTPUT SOURCE OR SINK CURRENT per Output Pin, I_O (for $V_O > -0.5$ V or $V_O < V_{CC} + 0.5$ V)	±50 mA
DC V_{CC} or GROUND CURRENT (I_{CC} or I_{GND})	±100 mA*

POWER DISSIPATION PER PACKAGE (P_D):


For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+70^\circ\text{C}$ (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW

OPERATING-TEMPERATURE RANGE (T_A) -55 to $+125^\circ\text{C}$ STORAGE TEMPERATURE (T_{STG}) -65 to $+150^\circ\text{C}$ **LEAD TEMPERATURE (DURING SOLDERING):** $+265^\circ\text{C}$ At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s maximumUnit inserted into PC board min. thickness $1/16$ in. (1.59 mm) with solder contacting lead tips only*For up to 4 outputs per device; add ± 25 mA for each additional output.**RECOMMENDED OPERATING CONDITIONS:**

For maximum reliability, normal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTICS	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range, V_{CC} *: (For T_A = Full Package-Temperature Range)			
AC Types	1.5	5.5	V
ACT Types	4.5	5.5	V
DC Input or Output Voltage, V_I , V_O	0	V_{CC}	V
Operating Temperature, T_A	-55	+125	$^\circ\text{C}$
Input Rise and Fall Slew Rate, dt/dv at 1.5 V to 3 V (AC Types) at 3.6 V to 5.5 V (AC Types) at 4.5 V to 5.5 V (ACT Types)	0	50	ns/V
	0	20	ns/V
	0	10	ns/V

*Unless otherwise specified, all voltages are referenced to ground.



CD54/74AC151**CD54/74ACT151**

STATIC ELECTRICAL CHARACTERISTICS: AC Series

CHARACTERISTICS	TEST CONDITIONS	V _{cc} (V)	AMBIENT TEMPERATURE (T _a) - °C						UNITS		
			+25		-40 to +85		-55 to +125				
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.			
High-Level Input Voltage	V _{IH}		1.5	1.2	—	1.2	—	1.2	V		
			3	2.1	—	2.1	—	2.1			
			5.5	3.85	—	3.85	—	3.85			
Low-Level Input Voltage	V _{IL}		1.5	—	0.3	—	0.3	—	V		
			3	—	0.9	—	0.9	—			
			5.5	—	1.65	—	1.65	—			
High-Level Output Voltage	V _{OH}	V _{IH} or V _{IL} #, *	-0.05	1.5	1.4	—	1.4	—	1.4	V	
			-0.05	3	2.9	—	2.9	—	2.9		
			-0.05	4.5	4.4	—	4.4	—	4.4		
			-4	3	2.58	—	2.48	—	2.4		
			-24	4.5	3.94	—	3.8	—	3.7		
			-75	5.5	—	—	3.85	—	—		
			-50	5.5	—	—	—	3.85	—		
Low-Level Output Voltage	V _{OL}	V _{IH} or V _{IL} #, *	0.05	1.5	—	0.1	—	0.1	—	V	
			0.05	3	—	0.1	—	0.1	—		
			0.05	4.5	—	0.1	—	0.1	—		
			12	3	—	0.36	—	0.44	—		
			24	4.5	—	0.36	—	0.44	—		
			75	5.5	—	—	—	1.65	—		
			50	5.5	—	—	—	—	1.65		
Input Leakage Current	I _I	V _{cc} or GND		5.5	—	±0.1	—	±1	—	±1	μA
Quiescent Supply Current, MSI	I _{cc}	V _{cc} or GND	0	5.5	—	8	—	80	—	160	μA

#Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

*Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

CD54/74AC151
CD54/74ACT151

STATIC ELECTRICAL CHARACTERISTICS: ACT Series

CHARACTERISTICS	TEST CONDITIONS	V_{cc} (V)	AMBIENT TEMPERATURE (T_A) - °C						UNITS		
			+25		-40 to +85		-55 to +125				
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.			
High-Level Input Voltage	V_{IH}		4.5 to 5.5	2	—	2	—	2	—	V	
Low-Level Input Voltage	V_{IL}		4.5 to 5.5	—	0.8	—	0.8	—	0.8	V	
High-Level Output Voltage	V_{OH}	V_{IH} or V_{IL} #, *	-0.05	4.5	4.4	—	4.4	—	4.4	V	
			-24	4.5	3.94	—	3.8	—	3.7		
			-75	5.5	—	—	3.85	—	—		
			-50	5.5	—	—	—	—	3.85		
Low-Level Output Voltage	V_{OL}	V_{IH} or V_{IL} #, *	0.05	4.5	—	0.1	—	0.1	—	V	
			24	4.5	—	0.36	—	0.44	—		
			75	5.5	—	—	—	1.65	—		
			50	5.5	—	—	—	—	1.65		
Input Leakage Current	I_I	V_{cc} or GND		5.5	—	±0.1	—	±1	—	μA	
Quiescent Supply Current, MSI	I_{cc}	V_{cc} or GND	0	5.5	—	8	—	80	—	160	μA
Additional Quiescent Supply Current per Input Pin TTL Inputs High 1 Unit Load	ΔI_{cc}	$V_{cc}-2.1$		4.5 to 5.5	—	2.4	—	2.8	—	3	mA

#Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

*Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

ACT INPUT LOADING TABLE

INPUT	UNIT LOAD*
I (All)	1
E	1
S	1

*Unit load is ΔI_{cc} limit specified in Static Characteristics Chart, e.g., 2.4 mA max. @ 25°C.

CD54/74AC151**CD54/74ACT151**SWITCHING CHARACTERISTICS: AC Series; $t_r, t_f = 3 \text{ ns}$, $C_L = 50 \text{ pF}$

CHARACTERISTICS	SYMBOL	V_{CC} (V)	AMBIENT TEMPERATURE (T_A) - °C				UNITS	
			-40 to +85		-55 to +125			
			MIN.	MAX.	MIN.	MAX.		
Propagation Delays: Any Data to Y	t_{PLH} t_{PHL}	1.5 3.3* 5†	— 4.9 3.5	152 17.1 12.3	— 4.7 3.4	169 18.9 13.5	ns	
Any Data to \bar{Y}	t_{PLH} t_{PHL}	1.5 3.3 5	— 5.4 3.8	169 19 13.5	— 5.2 3.7	186 20.9 14.9	ns	
Any Select to Y	t_{PLH} t_{PHL}	1.5 3.3 5	— 6.6 4.7	207 23.2 16.5	— 6.4 4.6	228 25.5 18.2	ns	
Any Select to \bar{Y}	t_{PLH} t_{PHL}	1.5 3.3 5	— 7.1 5.1	223 24.9 17.8	— 6.9 4.9	245 27.4 19.6	ns	
Any Enable to Y	t_{PLH} t_{PHL}	1.5 3.3 5	— 4.4 3.1	139 15.5 11.1	— 4.3 3.1	153 17.1 12.2	ns	
Any Enable to \bar{Y}	t_{PLH} t_{PHL}	1.5 3.3 5	— 4.9 3.5	153 17.2 12.3	— 4.7 3.4	169 18.9 13.5	ns	
Power Dissipation Capacitance	$C_{PD\$}$	—	120 Typ.	120 Typ.	—	—	pF	
Input Capacitance	C_I	—	—	10	—	10	pF	

*3.3 V: min. is @ 3.6 V
max. is @ 3 V§ C_{PD} is used to determine the dynamic power consumption, per device.

$$P_D = V_{CC}^2 f_i (C_{PD} + C_L) \text{ where } f_i = \text{input frequency}$$

 $C_L = \text{output load capacitance}$ $V_{CC} = \text{supply voltage.}$ †5 V: min. is @ 5.5 V
max. is @ 4.5 VSWITCHING CHARACTERISTICS: ACT Series; $t_r, t_f = 3 \text{ ns}$, $C_L = 50 \text{ pF}$

CHARACTERISTICS	SYMBOL	V_{CC} (V)	AMBIENT TEMPERATURE (T_A) - °C				UNITS	
			-40 to +85		-55 to +125			
			MIN.	MAX.	MIN.	MAX.		
Propagation Delays: Any Data to Y	t_{PLH} t_{PHL}	5*	4	14.1	3.9	15.5	ns	
Any Data to \bar{Y}	t_{PLH} t_{PHL}	5	4.4	15.4	4.2	16.9	ns	
Any Select to Y	t_{PLH} t_{PHL}	5	5.2	18.4	5.1	20.2	ns	
Any Select to \bar{Y}	t_{PLH} t_{PHL}	5	5.6	19.6	5.4	21.6	ns	
Any Enable to Y	t_{PLH} t_{PHL}	5	3.1	11	3	12.1	ns	
Any Enable to \bar{Y}	t_{PLH} t_{PHL}	5	3.5	12.3	3.4	13.5	ns	
Power Dissipation Capacitance	$C_{PD\$}$	—	120 Typ.	120 Typ.	—	—	pF	
Input Capacitance	C_I	—	—	10	—	10	pF	

*5 V: min. is @ 5.5 V
max. is @ 4.5 V§ C_{PD} is used to determine the dynamic power consumption, per package.

$$P_D = V_{CC}^2 f_i (C_{PD} + C_L) + V_{CC} \Delta I_{CC} \text{ where } f_i = \text{input frequency}$$

 $C_L = \text{output load capacitance}$ $V_{CC} = \text{supply voltage.}$

CD54/74AC151

CD54/74ACT151




Fig. 1 - Inputs or select to output propagation delays.





Fig. 2 - Enable to output propagation delays.



*FOR AC SERIES ONLY: WHEN
 $V_{CC} = 1.5\text{ V}$, $R_L = 1\text{ k}\Omega$

92CS-42389

Fig. 3 - Test circuit.

	CD54/74AC	CD54/74ACT
Input Level	V_{CC}	3 V
Input Switching Voltage, V_s	0.5 V_{CC}	1.5 V
Output Switching Voltage, V_s	0.5 V_{CC}	0.5 V_{CC}