

# Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

# **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

# Am29833A/Am29853A/Am29855A

Parity Bus Transceivers

#### DISTINCTIVE CHARACTERISTICS

- High-speed bidirectional bus transceivers for processor organized devices
  - T-R delay = 6 ns typical
  - Ri-Parity delay = 9 ns typical

Am29833A/Am29853A/Am29855A

- · Error flag with open-collector output
- Generates odd parity for all-zero protection
- 200-mV minimum input hysteresis (Commercial) on input data ports
- High drive capability:
  - 48 mA Commercial IOI
  - 32 mA Military IOL
- Higher speed, lower power versions of the Am29833 & Am29853
- Am29855A adds new functionality

# **GENERAL DESCRIPTION**

The Am29833A, Am29853A, and Am29855A are highperformance parity bus transceivers designed for two-way communications. Each device can be used as an 8-bit transceiver, as well as a 9-bit parity checker/generator. In the transmit mode, data is read at the R port and output at the T port with a parity bit. In the receive mode, data and parity are read at the T port, and the data is output at the R port along with an ERR flag showing the result of the parity


In the Am29833A, the error flag is clocked and stored in a register which is read at the open-collector ERR output. The CLR input is used to clear the error flag register. In the Am29853A, a latch replaces this register, and the EN and CLA controls are used to pass, store, sample or clear the error flag output. When both output enables are disabled in the Am29853A and Am29833A, the parity logic defaults to the transmit mode, so that the ERR pin reflects the parity of the R port. The Am29855A, a variation of the Am29853A, is designed so that when both output enables are HIGH, the ERR pin retains its current state.

The output enables, OER and OET, are used to force the port outputs to the high-impedance state so that other devices can drive bus lines directly. In addition, the user can force a parity error by enabling both OER and OET simultaneously. This transmission of inverted parity gives the designer more system diagnostic capability.

Each of these devices is produced with AMD's proprietary IMOX\* bipolar process, and features typical propagation delays of 6 ns, as well as high-capacitive drive capability. Package option s include DIPs, PLCCs, LCCs, SOICs, and Flatpacks.

#### SIMPLIFIED BLOCK DIAGRAM

## **Parity Transceivers**




\*IMOX is a trademark of Advanced Micro Devices, Inc.

Publication # Rev. <u>Amendment</u>

Issue Date: January 1988


\*See following page for additional Block Diagrams.

# BLOCK DIAGRAMS (Cont'd.) Am29855A




# CONNECTION DIAGRAMS Top View

#### Am29833



### Am29853/Am29855



<sup>\*</sup>Also available in 24-Pin Flatpack and Small Outline packages; pinout identical to DIPs.

<sup>\*\*</sup>Also available in 28-Pin PLCC; pinout identical to LCC.

# **FUNCTION TABLES**

### Am29833A (Register Option)

; <del> </del>					<del></del>							
<u> </u>	Inputs							Outputs				
<b>OET</b>	ŌĒR	CLA	CLK	Rį	Sum of H's of R <sub>I</sub>	T <sub>i</sub>	Sum of H's (T <sub>i</sub> + Parity)	Rį	Tı	Parity	ERR	Function
L L	TILI	×××	×××	HHLL	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA NA	HHLL	エーエー	NA NA NA NA	Transmit mode: transmits data from R port to T port, generating parity. Recieve path is disabled.
H H H		1111	†	NA NA NA NA	NA NA NA NA	H	ODD EVEN ODD EVEN	HHLL	NA NA NA NA	2 2 2 2 2 2 3 2 3	HLHL	Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled.
X	Х	L	Х	Х	х	х	X	х	×	Х	Н	Clear error flag register.
H	ΞΞ	ΙJ	×	×	×	X X	×	Z Z	Z	Z Z	н	Both transmitting and receiving paths are disabled.
HLLLL	IIJJJ	IIXXXX	† † X X X X	JITIJJ	ODD EVEN ODD EVEN ODD EVEN	X X NA NA NA NA	× × × × × × × × × × × × × × × × × × ×	Z NA NA NA NA	Z H H L	Z Z H L H L	1 1 2 2 2 3	Parity logic defaults to transmit mode. Forced-error checking.

Z = High Impedance
NA = Not Applicable
- Store the Error State of the Last
Receive Cycle

ODD = Odd Number Even = Even Number i = 0, 1, 2, 3, 4, 5, 6, 7

# TRUTH TABLE

# **Error Flag Output**

# Am29833A

Inputs		internal to Device	Outputs Pre-state	Output	
CLR	CLK	Point "P"	ERR <sub>n-1</sub>	ERR	Function
###	† † †	г×т	HLX	I	Sample (1's Capture)
L	х	Х	Х	н	Clear

Note: OET is HIGH and OER is LOW.

H = HIGH
L = LOW
† = LOW-to-HIGH Transition of Clock
X = Don't Care

# FUNCTION TABLES (Cont'd.)

# Am29853A (Latch Option)

				Inputs				Outputs				
OET	ŌĒR	CLR	EN	Rį	Sum of H's of R <sub>l</sub>	Tį	Sum of H's (T <sub>I</sub> + Parity)	Ri	Τį	Parity	ERR	Function
L L		X X X	X X X	HHLL	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA NA	HHLL	エーエー	NA NA NA NA	Transmit mode: transmits data from R port to T port, generating parity. Receive path is disabled.
# # #	L L L	L L L	L L L	NA NA NA NA	NA NA NA NA	HHLL	ODD EVEN ODD EVEN	II	NA NA NA NA	NA NA NA NA	HLHL	Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled.
H H H	L L L	H H H		NA NA NA NA	% % % %	TILL	ODD EVEN ODD EVEN	##"	NA	× × × ×	エーエー	Receive mode: transmits data from T port to R port, passes parity test resulting in error flag. Transmit path is disabled.
н	L	н	н	NA	NA	х	×	x	NA	NA	•	Store the state of error flag latch.
Х	х	L	Н	X	×	X	X	Х	NA	NA	н	Clear error flag latch.
H H H	H H H	H L X	H H L	X L H	X X ODD EVEN	X X X	X X X	Z Z Z Z	Z Z Z Z	Z Z Z Z		Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode
L	L	X X X	X X X	HLL	ODD EVEN ODD EVEN	NA NA NA	NA NA NA NA	NA NA NA	HLL	HL	NA NA NA	Forced-error checking.

# Am29855A (Latch Option)

				Inputs				Outputs				
ŌĒŤ	ÖER	CLR	EN	Rį	Sum of H's of R <sub>I</sub>	T <sub>i</sub>	Sum of L's (T <sub>i</sub> + Parity)	Rį	T;	Parity	ERR	Function
L L L		X X X	X X X	ĦĦĿĿ	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	2 2 2 2 2 2 5 2 4	HHLL	L H L H	:	Transmit mode: transmits data from R port to T port, generating parity. Receive path is disabled.
H	L L L			NA NA NA NA	NA NA NA NA	##	ODD EVEN ODD EVEN	II	NA NA NA NA	NA NA NA NA	HLHL	Receive mode: transmits data from T port to R port with partly test resulting in error flag. Transmit path is disabled.
H H	L L L	# # #	L L L	NA NA NA NA	NA NA NA NA	H	ODD EVEN ODD EVEN	H L L	NA NA NA NA	NA NA NA NA	L	Receive mode: transmits data from T port to R port, passes parity test resulting in error flag. Transmit path is disabled.
Н	L	н	Н	NA	NA	×	×	X	NA	NA	•	Store the state of error flag tatch.
Х	Х	L	Н	X	X	Х	х	X	NA	NA	Н	Clear error flag latch.
H	H	H	H	×	x	×	X	Z	Z	Z Z	н	Both transmitting and receiving paths are disabled.
r r	L L L	X X X	X X X	H	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA NA	H	HL	:	Forced-error checking.

H = HIGH L = LOW 1 = LOW-to-HIGH transition of clock X = Don't Care

Z = High impedance
NA = Not applicable
\* = Store the Error state of the last
Receive cycle

Odd = Odd number

Even = Even number i = 0, 1, 2, 3, 4, 5, 6, 7

# TRUTH TABLE Error Flag Output

#### Am29853A/Am29855A


Inp	uts	Internal to Device	Outputs Pre-state	Output	
EN	CLR	Point "P"	ERR <sub>n - 1</sub>	ERR	Function
L	L	L H	X X	L H	Pass
L L	H H H	L X H	X L H	LLH	Sample (1's Capture)
н	L	Х	Х	н	Clear
H	ĦΗ	X X	JΙ	ıΙ	Store

Note: OET is HIGH and OER is LOW.

# ORDERING INFORMATION Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Co	mbinations
AM29833A	
AM29853A	PC, PCB, DC, DCB, DE, SC, JC, LC
AM29855A	<del>,,,</del>

#### **Valid Combinations**


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

### **ORDERING INFORMATION (Cont'd.)**

#### **APL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid	Combinations
AM29833A	
AM29853A	/BLA, /BKA, /B3A
AM29855A	

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

#### **Group A Tests**

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

#### PIN DESCRIPTION

#### Am29833A, Am29853A/Am29855A

OER Output Enable-Receive (Input, Active LOW)

When LOW in conjunction with OET HIGH, the devices are in the Receive mode (R<sub>i</sub> are outputs, T<sub>i</sub> and Parity are inputs).

OET Output Enable-Transmit (Input, Active LOW)

When LOW in conjunction with OER HIGH, the devices are in the Transmit mode (R<sub>i</sub> are inputs, T<sub>i</sub> and Parity are outputs).

- R<sub>i</sub> Receive Port (Input/Output, Three-State) R<sub>i</sub> are the 8-bit data inputs in the Transmit mode, and the outputs in the Receive mode.
- T<sub>I</sub> Transmit Port (Input/Output, Three-State)
  T<sub>i</sub> are the 8-bit data outputs in the Transmit mode, and the inputs in the Receive mode.

Parity Parity Flag (Input/Output, Three-State)
In the Transmit mode, the Parity signal is an active output used to generate odd parity. In the Receive mode, the Ti and Parity inputs are combined and checked for odd parity. When both output enables are HIGH, the Parity Flag is in the high impedance state. When both output enables are LOW, the Parity bit forces a parity error.

#### Am29833A Only

#### ERR Error Flag (Output, Open Collector)

In the Receive mode, the parity of the  $T_{\parallel}$  bits is calculated and compared to the Parity input. ERR goes LOW when the comparison indicates a parity error. ERR stays LOW until the register is cleared.

#### CLR Clear (Input, Active LOW)

When CLR goes LOW, the Error Flag Register is cleared (ERR goes HIGH).

CLK Clock (Input, Positive Edge-Triggered)

This pin is the clock input for the Error Flag register.

#### Am29853A/Am29855A Only

#### RR Error Flag (Output, Open Collector)

In the Receive mode, the parity of the T<sub>i</sub> bits is calculated and compared to the Parity input. ERR goes LOW when the comparison indicates a parity error. ERR stays LOW until the latch is cleared. In the Am29855A, the error flag will retain its previous state when OET and OER are HIGH.

#### CLR Clear (Input, Active LOW)

When CLR goes LOW and EN is HIGH, the Error Flag latch is cleared (ERR goes HIGH).

#### EN Latch Enable (Input, Active LOW)

This pin is the latch enable for the Error Flag latch.

#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature65 to +150°C
Ambient Temperature with
Power Applied55 to +125°C
Supply Voltage to Ground Potential
Continuous
DC Voltage Applied to Output
for High Output State0.5 V to +5.5 V
DC Input Voltage1.5 V to +6.0 V
DC Output Current, into Outputs 100 mA
DC Input Current30 mA to +5.0 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

#### **OPERATING RANGES**

Commercial (C) Devices	
Temperature (TA)	0 to +70°C
Supply Voltage (V <sub>CC</sub> )	+ 4.5 V to +5.5 V
Military (M) Devices	
Temperature (T <sub>C</sub> )	55 to +125°C
Supply Voltage (V <sub>CC</sub> )	+4.5 V to +5.5 V
0 " " "	Contract to the contract of the state of

Operating ranges define those limits between which the functionality of the device is quaranteed.

**DC CHARACTERISTICS** over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description		Test Co	nditions	Min.	Max.	Units
		V <sub>CC</sub> = 4.5 V		I <sub>OH</sub> = ~ 15 mA	2.4		
VOH	Output HIGH Voltage (Except ERR)	VIN = VIH or V	/IL	I <sub>OH</sub> = -24 mA	2.0		\ \
	·		EAR	I <sub>OL</sub> = 48 mA		0.5	
VOL	Output LOW Voltage	V <sub>CC</sub> = 4.5 V	All Other Outputs	I <sub>OL</sub> = 32 mA MIL		0.5	
		$V_{IN} = V_{IH}$ or	,	I <sub>OL</sub> = 48 mA COM'L		0.5	
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed In (Note 1)	put Logical Hit	GH Voltage for All Inputs	2.0		٧
		Guaranteed In		COM'L	1	0.8	
VIL	Input LOW Voltage	LOW Voltage Inputs (Note 1		MIL		0.7	\ \
Vi	Input Clamp Voltage	V <sub>CC</sub> = 4.5 V,	I <sub>IN</sub> = − 18 mA	•		-1.2	٧
V <sub>HYST</sub>	Hysteresis for Inputs R <sub>I</sub> , T <sub>I</sub>			COM'L	200		mV
	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			MIL	150		]
IZL	I/O Port LOW Current	V <sub>CC</sub> = 5.5 V,	V <sub>IN</sub> = 0.4 V			- 550	μA
l <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = 5.5 V,	V <sub>IN</sub> = 0.4 V			-0.5	mΑ
liн	Input HIGH Current	V <sub>CC</sub> = 5.5 V.	V <sub>IN</sub> = 2.7 V			50	μА
lı	Input HIGH Current	V <sub>CC</sub> = 5.5 V V <sub>IN</sub> = 5.5 V				100	μА
<sup>1</sup> ZH	I/O Port HIGH Current	V <sub>CC</sub> = 5.5 V,	V <sub>IN</sub> = 2.7 V			100	μА
(Z)	I/O Port HIGH Current	V <sub>CC</sub> = 5.5 V.	V <sub>IN</sub> = 5.5 V			150	μА
<sup>I</sup> sc	Output Short-Circuit Current	V <sub>CC</sub> = 5.5 V. (Note 2)	V <sub>OUT</sub> = 0.0 V		- 75	- 250	mA
OFF	Bus Leakage Current	V <sub>CC</sub> = 0 V, V <sub>C</sub>	OUT = 2.9 V			100	μΑ
				Ouputs LOW		180	
lcc	Power Supply Current	V <sub>CC</sub> = 5.5 V Outputs Unioa	ded	Outputs HIGH		155	mA
		Calputs Office		Outputs Hi-Z		170	1

Notes: 1, Input thresholds are tested during DC parameter testing, and may be tested in combination with other DC parameters.

2. Not more than one output should be shorted at a time. Duration of the short-circuit test should not exceed one second.

**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

			CO	M'L	M			
Parameter Symbol  tplH tphL tphL tpLH tphL tzH tzH	Parameter Description		Test Conditions*	Min.	Max.	Młn.	Max.	Units
tpLH	B B.I B & T T &	_			10		14	ns
tpHL	Propagation Delay R <sub>i</sub> to T <sub>i</sub> , T <sub>i</sub> to f	H <sub>i</sub>			10		14	ns
tPLH	Barrer Balan B da Barrer				15		20	ns
tehr	Propagation Delay R, to Parity				15		20	ns
t <sub>ZH</sub>	Output Enable Time OER, OET to	R <sub>i</sub> , T <sub>i</sub> and		12		16		ns
tZL	Parity				12		16	ns
tHZ	Output Disable Time OEA, OET to	R <sub>i</sub> , T <sub>i</sub> and		12		16		ns
tLZ	Parīty	Parity			12		16	ns
ts	T <sub>i</sub> , Parity to CLK Setup Time (Not	e 1)		12		16		ns
tн	T <sub>i</sub> , Parity to CLK Hold Time (Note	: 1)	C <sub>L</sub> = 50 pF R <sub>1</sub> = 500 Ω	0		0		ns
<sup>t</sup> REC	Clear (CLR _ ) to CLK Setup Ti	ime (Note 2)	$H_1 = 500 \Omega$	15		20		ns
tpwH	Clock Pulse Width (Note 1)	HIGH		. 7		9.5		ns
tpwL	Clock Fulse Width (Note 1)	LOW		7		9.5		ns
tpwL	Clear Pulse Width	LOW		7		9.5		ns
tPHL	Propagation Delay CLK to ERR (N	vote 1)			12		16	ns
tpLH	Propagation Delay CLR to ERR				16		20	ns
<sup>t</sup> PLH	Propagation-Delay T <sub>i</sub> , Parity to ER	R			22		25	ns
1 <sub>PHL</sub>	(PASS Mode Only) Am29853A/Am	n29855A			18		20	ns
tpLH		•			15		20	ns
1 <sub>PHL</sub>	Propagation Delay OER to Parity				15		20	ns

<sup>\*</sup>See test circuit and waveforms.

Notes: 1. For Am29853A/Am29855A, replace CLK with EN.
2. Not applicable to Am29853A/Am29855A.