



MSM8128 - 70/85/10/12

11403 West Bernado Court, Suite 100, San Diego, CA 92127. Tel No: (001) 858 674 2233, Fax No: (001) 858 674 2230

Issue 4.4: February 2000

Description

The MSM8128 is a 1Mbit monolithic SRAM organised as 128K x 8. It is currently available in 2 standard formats, with access times of 70, 85, 100, 120ns. It has a low power standby version and has 3.0V battery backup capability. It is directly TTL compatible and has common data inputs and outputs.

Two pinout variants (single and dual \overline{CS}) are available.

All versions may be screened in accordance with MIL-STD-883.

131.072 x 8 CMOS Static RAM


Features

Access Times of 70/85/100/120 ns JEDEC standard Dual CS footprints.

Operating Power 550 mW (max) Low Power Standby (-L) 2.2 mW (max)

Low Voltage Data Retention. Completely Static Operation Directly TTL compatible.

May be processed in accordance with MIL-STD-883



Package Details Pin Count Description Package Type 32 0.6" Dual-in-Line (DIP) S 32 0.1" Vertical-in-Line (VIL™) V Package details on pages 8 & 9.

Pin Definition

| | | | | 1 |
|-----------|----|-----------------|----|--------------|
| NC | 1 | | 32 | |
| A16 | 2 | | 31 | □ A15 |
| A14 | 3 | | 30 | □ <u>CS2</u> |
| A12 | 4 | | 29 | □ WE |
| A7 | 5 | | 28 | □ A13 |
| A6 | 6 | | 27 | □ A8 |
| A5 | 7 | | 26 | □ A9 |
| A4 | 8 | TOP VIEW | 25 | □ <u>A11</u> |
| А3 | 9 | S,V | 24 | □ OE |
| A2 | 10 | | 23 | □ <u>A10</u> |
| A1 | 11 | | 22 | □ CS1 |
| A0 | 12 | | 21 | □ D7 |
| D0 | 13 | | 20 | □ D6 |
| D1 | 14 | | 19 | □ D5 |
| D2 | 15 | | 18 | □ D4 |
| GND | 16 | | 17 | □ D3 |
| | | | | J |

See Page 9 for SX, VX

Pin Functions

| A0-A16 | Address Inputs |
|----------|-------------------|
| D0-7 | Data Input/Output |
| CS1 | Chip Select 1 |
| CS2 | Chip Select 2 |
| OE | Output Enable |
| WE | Write Enable |
| NC | No Connect |
| V_{cc} | Power (+5V) |
| GNĎ | Ground |

DC OPERATING CONDITIONS

| Absolute | Maximum | Ratings |
|-----------------|---------|---------|
|-----------------|---------|---------|

| Voltage on any pin relative to V _{ss} | V_{T} | -0.5V | to | +7.0 | V |
|--|--------------------|-------|----|------|----|
| Power Dissipation | P_{T} | | 1 | | W |
| Storage Temperature | $T_{\mathtt{STG}}$ | -55 | to | +150 | ٥С |

Notes: (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2) V_{τ} can be -3.0V pulse of less than 50ns.

| Recommended Operating Conditions | | | | | | | | | |
|----------------------------------|-----------------|------|-----|-----|-------------------|--|--|--|--|
| | | min | typ | max | | | | | |
| Supply Voltage | V_{cc} | 4.5 | 5.0 | 5.5 | V | | | | |
| Input High Voltage | V_{IH} | 2.2 | - | 5.8 | V | | | | |
| Input Low Voltage | $V_{_{\rm IL}}$ | -0.3 | - | 0.8 | V | | | | |
| Operating Temperature | T_{A} | 0 | - | 70 | °C | | | | |
| | T_{AI} | -40 | - | 85 | °C (I suffix) | | | | |
| | T_{AM} | -55 | - | 125 | °C (M, MB suffix) | | | | |

| DC Electrical Characteristics ($V_{CC} = 5.0V \pm 10\%$, $T_A = -55$ °C to +125°C) | | | | | | | | | | | |
|--|-----------------------------|---|-----|-----|-----|------|--|--|--|--|--|
| Parameter | Symbol | Test Condition | min | typ | max | Unit | | | | | |
| Input Leakage Current | I _{LI} | V_{IH} =0V to V_{cc} | -1 | - | 1 | μΑ | | | | | |
| Output Leakage Current | I _{I/O} | $\overline{\text{CS1}} = V_{\text{IH}}$, CS2 = V_{IL} , $V_{\text{I/O}} = 0V$ to V_{cc} , $\overline{\text{OE}} = V_{\text{IH}}$ | -1 | - | 1 | μΑ | | | | | |
| Average Supply Current | I _{CC1} | Min. Cycle, V _{IN} =V _{IL} or V _{IH} | - | - | 100 | mΑ | | | | | |
| Standby Supply Current | I _{SB1} | $\overline{CS1} = V_{IH}, CS2 = V_{IL}, I/P's static$ | - | - | 3 | mΑ | | | | | |
| -L Part | $I_{\mathtt{SB2}}$ | $\overline{\text{CS1}} \ge \text{V}_{\text{CC}}$ -0.2V, 0.2V $\ge \text{CS2} \ge \text{V}_{\text{CC}}$ -0.2V , $\text{V}_{\text{IN}} \ge 0.2$ V | - | - | 400 | mΑ | | | | | |
| Output Voltage | $V_{\scriptscriptstyle OL}$ | I _{OL} = 2.1 mA | - | - | 0.4 | V | | | | | |
| | V_{OH} | $I_{OH} = -1.0 \text{ mA}$ | 2.4 | - | - | V | | | | | |

| Capacitance (V _{CC} =5V±10%,T _A =25°C) | | | | | | | | | |
|--|--------------|---------------------|-----|-----|------|--|--|--|--|
| Parameter | Symbol | Test Condition | typ | max | Unit | | | | |
| I/P Capacitance | $C_{_{IN}}$ | V _{IN} =0V | - | 8 | pF | | | | |
| I/O Capacitance | $C_{_{I/O}}$ | $V_{I/O}=0V$ | - | 10 | pF | | | | |

Note: This parameter is sampled and not 100% tested.

MSM8128-70/85/10/12

Operating Modes

The table below shows the logic inputs required to control the MSM8128 SRAM.

| Mode | CS1 | CS2 | ŌĒ | WE | V _{cc} Current | I/O Pin | Reference Cycle |
|----------------|-----|-----|----|----|-----------------------------------|------------------|-----------------|
| Not Selected | 1 | Х | Х | Х | | High Z | Power Down |
| Not Selected | Х | 0 | Х | Х | I _{SB} ,I _{SB1} | High Z | Power Down |
| Output Disable | 0 | 1 | 1 | 1 | I _{cc} | High Z | |
| Read | 0 | 1 | 0 | 1 | I _{cc} | D _{OUT} | Read Cycle |
| Write | 0 | 1 | Х | 0 | I _{cc} | D _{IN} | Write Cycle |

$$1 = V_{IH}$$
, $0 = V_{IL}$, $X = Don't Care$


| Low V _{cc} Data Retention Characteristics - L Version Only (T _A =-55°C to +125°C) | | | | | | | | | | | |
|---|--------------------|---|-----|-----|-----|------|--|--|--|--|--|
| Parameter | Symbol | Test Condition | min | typ | max | Unit | | | | | |
| V _{cc} for Data Retention | V_{DR} | $\overline{\text{CS1}} \ge \text{V}_{\text{cc}}$ -0.2V, CS2 $\ge \text{V}_{\text{cc}}$ -0.2V or | | | | | | | | | |
| | | $0V \le CS2 \le 0.2V. V_{IN} \ge 0V$ | 2.0 | - | - | V | | | | | |
| Data Retention Current | I _{CCDR} | $V_{cc}=3.0V, V_{IN} \ge 0V, \overline{CS1} \ge V_{cc}-0.2V,$ | | | | | | | | | |
| | | $CS2 \ge V_{cc}$ -0.2V or $0V \le CS2 \le 0.2V$. | - | - | 600 | μΑ | | | | | |
| Chip Deselect to Data Retention | n t _{CDR} | See Retention Waveform | 0 | - | - | ns | | | | | |
| Operation Recovery Time | t _n | See Retention Waveform | 5 | - | - | ms | | | | | |

Notes (1) CS2 controls address buffer, WE buffer, CS1 buffer and OE buffer. If CS2 controls data retention mode, Vin levels (WE,OE,CS1,I/O) can be in the high impedance state. If CS1 controls Data Retention mode, CS2 must be ≥ V_{CC} - 0.2V or 0V ≤ CS2 ≤ 0.2V. The other input levels (address, WE,OE,I/O) can be in the high impedance state.

AC Test Conditions

Output Load

- * Input pulse levels: 0V to 3.0V
- * Input rise and fall times: 5ns
- * Input and Output timing reference levels: 1.5V
- * Output load: See Load Diagram
- * V_{cc}=5V±10%



AC OPERATING CONDITIONS

| Read | Cvcle |
|------|-------|
| | |


| | | 7 | 0 | 8 | 35 | 1 | 0 | 1 | 2 | |
|---|-------------------|-----|-----|-----|-----|-----|-----|-----|-----|------|
| Parameter | Symbol | min | max | min | max | min | max | min | max | Unit |
| | | 70 | | 0.5 | | 400 | | 400 | | |
| Read Cycle Time | t _{RC} | 70 | - | 85 | - | 100 | - | 120 | - | ns |
| Address Access Time | t _{AA} | - | 70 | - | 85 | - | 100 | - | 120 | ns |
| Chip Select (CS1) Access Time ⁽²⁾ | t _{ACS1} | - | 70 | - | 85 | - | 100 | - | 120 | ns |
| Chip Select (CS2) Access Time(2) | t _{ACS2} | - | 70 | - | 85 | - | 100 | - | 120 | ns |
| Output Enable to Output Valid | t _{OE} | - | 35 | - | 45 | - | 50 | - | 60 | ns |
| Output Hold from Address Change | t _{oh} | 5 | - | 5 | - | 10 | - | 10 | - | ns |
| Chip Selection (CS1) to Output in Low Z | t _{CLZ1} | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| Chip Selection (CS2) to Output in Low Z | t _{CLZ2} | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| Output Enable to Output in Low Z | t _{OLZ} | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| Chip Disable (CS1) to Output in High Z(3) | t _{CHZ1} | 0 | 35 | 0 | 35 | 0 | 35 | 0 | 45 | ns |
| Chip Disable (CS2) to Output in High Z(3) | t _{CHZ2} | 0 | 35 | 0 | 35 | 0 | 35 | 0 | 45 | ns |
| Output Disable to Output in High Z ⁽³⁾ | t _{OHZ} | 0 | 30 | 0 | 30 | 0 | 35 | 0 | 45 | ns |

| M | /r | it | е | C١ | ycl | e |
|---|----|----|---|----|------------|---|
| | | | | | | |

| | | 7 | 70 | 8 | 35 | 1 | 0 | 1 | 2 | |
|---------------------------------|--------------------|-----|-----|-----|-----|-----|-----|-----|-----|------|
| Parameter | Symbol | min | max | min | max | min | max | min | max | Unit |
| Write Cycle Time | + | 70 | _ | 85 | _ | 100 | _ | 120 | _ | ns |
| | " WC | | _ | | _ | | _ | | _ | 113 |
| Chip Selection to End of Write | t _{cw} | 60 | - | 75 | - | 85 | - | 100 | - | ns |
| Address Valid to End of Write | t _{AW} | 60 | - | 75 | - | 85 | - | 100 | - | ns |
| Address Setup Time | t _{AS} | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| Write Pulse Width | t_{WP} | 50 | - | 60 | - | 70 | - | 70 | - | ns |
| Write Recovery Time (WE, CS1) | \mathbf{t}_{WR1} | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| (CS2) | t_{WR2} | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| Write to Output in High Z | t_{WHZ} | 0 | 30 | 0 | 30 | 0 | 35 | 0 | 40 | ns |
| Data to Write Time Overlap | t_{DW} | 30 | - | 35 | - | 40 | - | 45 | - | ns |
| Data Hold from Write Time | t _{DH} | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| Output Active from End of Write | t _{ow} | 5 | - | 5 | - | 5 | - | 5 | - | ns |

MSM8128 - 70/85/10/12

Read Cycle Timing Waveform (1,2)




Issue 4.4: February 2000


Notes:

- (1) WE is High for Read Cycle.
- (2) Address valid prior to or coincident with CS1 transition low or CS2 high.
- (3) t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. At any given temperature and voltage condition, t_{CHZ} max is less than t_{CLZ} min both for a given device and from device to device. This parameter is sampled and not 100% tested.


Write Cycle No.1 Timing Waveform




Write Cycle No.2 Timing Waveform (5)



Low V_{cc} Data Retention Timing Waveform 1 (CS1 controlled)



Low V_{cc} Data Retention Timing Waveform 2 (CS2 controlled)



AC Characteristics Notes


- (1) A write occurs during the overlap of a low $\overline{CS1}$, a high CS2 and a low \overline{WE} . A write begins at the latest transition among $\overline{CS1}$ going low, $\overline{CS2}$ going high and \overline{WE} going low. A write ends at the earliest transition among $\overline{CS1}$ going high, $\overline{CS2}$ going low and \overline{WE} going high. $\overline{t_{WP}}$ is measured from the beginning of write to the end of write.
- (2) t_{WR} is measured from the earlier of $\overline{CS1}$ or \overline{WE} going high or CS2 going high to the end of write cycle.
- (3) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (4) If $\overline{\text{CS1}}$ goes low simultaneously with $\overline{\text{WE}}$ going low or after $\overline{\text{WE}}$ going low, outputs remain in high impedance state.
- (5) OE is continuously low. (OE=V₁₁)
- (6) Dout is in the same phase as written data of this write cycle.
- (7) Dout is the read data of next address.
- (8) If CS1 is low and CS2 is high during this period, I/O pins are in the output state. Input signals out of phase must not be applied to I/O pins.
- (9) t_{WHZ} is defined as the time at which the outputs achieve the open circuit conditions and is not referenced to output voltage levels. These parameters are sampled and not 100% tested.

MSM8128-70/85/10/12


Issue 4.4: February 2000

Package Details

32 pin 0.6" Dual-in-Line (DIP) - 'S' Package




32 pin 0.1" Vertical-in-Line (VIL™) - 'V' Package



All dimensions in mm (inches).

Alternate Pin Definition




Military Screening Procedure

Component Screening Flow for high reliability product is in accordance with Mil-883 method 5004

| MB COMPONENT SCREENING FLOW | | | | | | | | |
|--|---|--------------------------------------|--|--|--|--|--|--|
| SCREEN | TEST METHOD | LEVEL | | | | | | |
| Visual and Mechanical | | | | | | | | |
| Internal visual Temperature cycle Constant acceleration Pre-Burn-in electrical Burn-in | 2010 Condition B or manufacturers equivalent 1010 Condition C (10 Cycles,-65°C to +150°C) 2001 Condition E (Y, only) (30,000g) Per applicable device specifications at T _A =+25°C Method 1015,Condition D,T _A =+125°C,160hrs min | 100% 100% 100% 100% 100% | | | | | | |
| Final Electrical Tests | Per applicable Device Specification | | | | | | | |
| Static (dc) | a) @ T_A=+25°C and power supply extremes b) @ temperature and power supply extremes | 100% 100% | | | | | | |
| Functional | a) @ T_A=+25°C and power supply extremes b) @ temperature and power supply extremes | 100% 100% | | | | | | |
| Switching (ac) | a) @ T_A=+25°C and power supply extremes b) @ temperature and power supply extremes | 100% 100% | | | | | | |
| Percent Defective allowable (PDA) | Calculated at post-burn-in at T _A =+25°C | 5% | | | | | | |
| Hermeticity | 1014 | | | | | | | |
| Fine Gross | Condition A Condition C | 100% 100% | | | | | | |
| External Visual | 2009 Per vendor or customer specification | 100% | | | | | | |

Ordering Information



Although this data is believed to be accurate the information contained herein is not intended to and does not create any warranty of merchantibility or fitness for a particular purpose.

Our products are subjected to a constant process of development. Data may be changed at any time without notice. Products are not authorised for use as critical components in life support devices without the express written approval of a company director.