



Integrated Device Technology, Inc.

# FAST CMOS 16-BIT INVERTING BUS TRANSCEIVER/REGISTER

IDT54/74FCT16651T/AT/CT/ET

## FEATURES:

- 0.5 MICRON CMOS Technology
- **High-speed, low-power CMOS replacement for ABT functions**
- **Typical tsk(o) (Output Skew) < 250ps**
- **Low input and output leakage  $\leq 1\mu\text{A}$  max.**
- High drive outputs (-32mA IOH, 64mA IOL)
- Power off disable outputs permit "live insertion"
- Typical VOLP (Output Ground Bounce) < 1.0V at Vcc = 5V, TA = 25°C
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- 25 mil pitch SSOP and Cerpack Packages and 19.6 mil pitch TSSOP Package
- Extended commercial range of -40°C to +85°C Vcc = 5V  $\pm 10\%$

## DESCRIPTION:

The IDT54/74FCT16651T/AT/CT/ET 16-bit inverting registered transceivers are built using advanced dual metal CMOS technology. These high-speed, low-power devices are organized as two independent 8-bit inverting bus trans-

ceivers with 3-state D-type registers. For example, the xOEAB and xOEBA signals control the transceiver functions. The xSAB and xSBA control pins select either real time or stored data transfer. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real time data. A LOW input level selects real-time data and a HIGH level selects stored data.



Data on the A or B data bus, or both, can be stored in the internal D flip-flops by LOW-to-HIGH transitions at the appropriate clock pins (xCLKAB or xCLKBA), regardless of the select or enable control pins. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The IDT54/74FCT16651T/AT/CT/ET are ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers.

The IDT54/74FCT16651T/AT/CT/ET are plug-in replacements for the 54/74ABT16651 in bus and backplane interface applications.

5

## FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

APRIL 1994

©1994 Integrated Device Technology, Inc.


5.19

DSC-4644/1

1


4825771 0015504 684

**PIN CONFIGURATIONS**



**SSOP  
 TSOP  
 TOP VIEW**

2921 drw 03



**CERPACK  
 TOP VIEW**

2921 drw 04

**PIN DESCRIPTION**

Pin Names	Description
xAx	Data Register A Inputs
	Data Register B Outputs
xBx	Data Register B Inputs
	Data Register A Outputs
xCLKAB, xCLKBA	Clock Pulse Inputs
xSAB, xSBA	Output Data Source Select Inputs
xOEAB, xOEBA	Output Enable Inputs

2921 tbl 01

**CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	3.5	6.0	pF
CIO	I/O Capacitance	VOUT = 0V	3.5	8.0	pF

**NOTE:**

1. This parameter is measured at characterization but not tested.

2921 lmk 02

**FUNCTION TABLE<sup>(3)</sup>**

Inputs						Data I/O <sup>(1)</sup>		Operation or Function
xOEAB	xOEBA	xCLKAB	xCLKBA	xSAB	xSBA	xAx	xBx	
L	H	H or L	H or L	X	X	Input	Input	Isolation
L	H	↑	↑	X	X			Store A and B Data
X	H	↑	H or L	X	X	Input	Unspecified <sup>(1)</sup>	Store A, Hold B
H	H	↑	↑	X <sup>(2)</sup>	X	Input	Output	Store A in Both Registers <sup>(4)</sup>
L	X	H or L	↑	X	X	Unspecified <sup>(1)</sup>	Input	Hold A, Store B
L	L	↑	↑	X	X <sup>(2)</sup>	Output	Input	Store B in both Registers <sup>(5)</sup>
L	L	X	X	X	L	Output	Input	Real Time B Data to A Bus
L	L	X	H or L	X	H			Stored B Data to A Bus
H	H	X	X	L	X	Input	Output	Real Time A Data to B Bus
H	H	H or L	X	H	X			Stored A Data to B Bus
H	L	H or L	H or L	H	H	Output	Output	Stored A Data to B Bus and Stored B Data to A Bus

**NOTES:**

- The data output functions may be enabled or disabled by various signals at the xOEAB or xOEBA inputs. Data input functions are always enabled, i.e. data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.
- Select control = L, clocks can occur simultaneously.  
Select control = H, clocks must be staggered in order to load both registers.
- H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
↑ = LOW-to-HIGH Transition
- A in B register
- B in A register

2921 tbl 03

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**


Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc +0.5	-0.5 to Vcc +0.5	V
TA	Operating Temperature	-40 to +85	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	1.0	1.0	W
IOUT	DC Output Current	-60 to +120	-60 to +120	mA

**NOTES:**

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- All device terminals except FCT162XXXT Output and I/O terminals.
- Output and I/O terminals for FCT162XXXT.

2921 tbl 04


5



2921 drw 05

xOEAB	$\overline{xOEBA}$	xCLKAB	xCLKBA	xSAB	xSBA
L	L	X	X	X	L


**REAL-TIME TRANSFER  
BUS B TO A**



2921 drw 06

xOEAB	$\overline{xOEBA}$	xCLKAB	xCLKBA	xSAB	xSBA
H	H	X	X	L	X


**REAL-TIME TRANSFER  
BUS A TO B**



2921 drw 07

xOEAB	$\overline{xOEBA}$	xCLKAB	xCLKBA	xSAB	xSBA
X	H	↑	X	X	X
L	X	X	↑	X	X
L	H	↑	↑	X	X

**STORAGE FROM  
A AND/OR B**



2921 drw 08

xOEAB	$\overline{xOEBA}$	xCLKAB	xCLKBA	xSAB	xSBA
H	L	H or L	H or L	H	H

**TRANSFER STORED  
DATA TO A AND/OR B**

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = -40°C to +85°C, Vcc = 5.0V ± 10%; Military: TA = -55°C to +125°C, Vcc = 5.0V ± 10%

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
I <sub>IH</sub>	Input HIGH Current (Input pins) <sup>(5)</sup>	Vcc = Max.	Vi = Vcc	—	—	±1	µA
	Input HIGH Current (I/O pins) <sup>(5)</sup>		—	—	±1		
I <sub>IL</sub>	Input LOW Current (Input pins) <sup>(5)</sup>		Vi = GND	—	—	±1	
	Input LOW Current (I/O pins) <sup>(5)</sup>		—	—	—	±1	
IOZH	High Impedance Output Current (3-State Output pins) <sup>(5)</sup>	Vcc = Max.	Vo = 2.7V	—	—	±1	µA
IOZL			Vo = 0.5V	—	—	±1	
V <sub>IK</sub>	Clamp Diode Voltage	Vcc = Min., I <sub>IN</sub> = -18mA		—	-0.7	-1.2	V
I <sub>OS</sub>	Short Circuit Current	Vcc = Max., Vo = GND <sup>(3)</sup>		-80	-140	-225	mA
I <sub>O</sub>	Output Drive Current	Vcc = Max., Vo = 2.5V <sup>(3)</sup>		-50	—	-180	mA
V <sub>H</sub>	Input Hysteresis	—		—	100	—	mV
ICCL	Quiescent Power Supply Current	Vcc = Max., V <sub>IN</sub> = GND or Vcc		—	5	500	µA
ICCH							
ICCC							

2921 ltk 05

## DC OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	Vcc = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -3mA	2.5	3.5	—	V
			I <sub>OH</sub> = -12mA MIL.	2.4	3.5	—	V
			I <sub>OH</sub> = -15mA COM'L.	—	—	—	—
			I <sub>OH</sub> = -24mA MIL. I <sub>OH</sub> = -32mA COM'L. <sup>(4)</sup>	2.0	3.0	—	V
V <sub>OL</sub>	Output LOW Voltage	Vcc = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 48mA MIL. I <sub>OL</sub> = 64mA COM'L.	—	0.2	0.55	V
IOFF	Input/Output Power Off Leakage <sup>(5)</sup>	Vcc = 0V, V <sub>IN</sub> or V <sub>O</sub> ≤ 4.5V		—	—	±1	µA

2921 ltk 06

### NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at Vcc = 5.0V, +25°C ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- Duration of the condition can not exceed one second.
- The test limit for this parameter is ± 5µA at TA = -55°C.

5

**POWER SUPPLY CHARACTERISTICS**

	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	VCC = Max. VIN = 3.4V <sup>(3)</sup>		—	0.5	1.5	mA
ICCD	Dynamic Power Supply Current <sup>(4)</sup>	VCC = Max. Outputs Open xOEAB = x $\overline{OEB\overline{A}}$ =GND One Input Toggling 50% Duty Cycle	VIN = VCC VIN = GND	—	75	120	$\mu A/$ MHz
IC	Total Power Supply Current <sup>(6)</sup>	VCC = Max. Outputs Open fCP = 10MHz (xCLKBA) 50% Duty Cycle xOEAB = x $\overline{OEB\overline{A}}$ =GND	VIN = VCC VIN = GND	—	0.8	1.7	mA
		One Bit Toggling fi = 5MHz 50% Duty Cycle	VIN = 3.4V VIN = GND	—	1.3	3.2	
		VCC = Max. Outputs Open fCP = 10MHz (xCLKBA) 50% Duty Cycle xOEAB = x $\overline{OEB\overline{A}}$ =GND	VIN = VCC VIN = GND	—	3.8	6.5 <sup>(5)</sup>	
		Sixteen Bits Toggling fi = 2.5MHz 50% Duty Cycle	VIN = 3.4V VIN = GND	—	8.3	20.0 <sup>(5)</sup>	

2921 tbi 07

**NOTES:**

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at VCC = 5.0V, +25°C ambient.
- Per TTL driven input (VIN = 3.4V). All other inputs at VCC or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the ICC formula. These limits are guaranteed but not tested.
- IC = IQUIESCENT + IINPUTS + IDYNAMIC

$$I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP} N_{CP} / 2 + f_i N_i)$$

IC = Quiescent Current (ICCL, ICCH and ICCZ)

$\Delta I_{CC}$  = Power Supply Current for a TTL High Input (VIN = 3.4V)

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)

NCP = Number of Clock Inputs at fCP

fi = Input Frequency

Ni = Number of Inputs at fi

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

Symbol	Parameter	Condition <sup>(1)</sup>	FCT16651T				FCT16651AT				Unit
			Com'l.		Mil.		Com'l.		Mil.		
			Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	
tPLH tPHL	Propagation Delay Bus to Bus	CL = 50pF RL = 500Ω	2.0	9.0	2.0	11.0	2.0	6.3	2.0	7.7	ns
tPZH tPZL	Output Enable Time xOEAB or xOEBA to Bus		2.0	14.0	2.0	15.0	2.0	9.8	2.0	10.5	ns
tPHZ tPLZ	Output Disable Time xOEAB or xOEBA to Bus		2.0	9.0	2.0	11.0	2.0	6.3	2.0	7.7	ns
tPLH tPHL	Propagation Delay Clock to Bus		2.0	9.0	2.0	10.0	2.0	6.3	2.0	7.0	ns
tPLH tPHL	Propagation Delay xSBA or xSAB to Bus		2.0	11.0	2.0	12.0	2.0	7.7	2.0	8.4	ns
tsu	Set-up Time, HIGH or LOW Bus to Clock		4.0	—	4.5	—	2.0	—	2.0	—	ns
th	Hold Time HIGH or LOW Bus to Clock		2.0	—	2.0	—	1.5	—	1.5	—	ns
tw	Clock Pulse Width HIGH or LOW		6.0	—	6.0	—	5.0	—	5.0	—	ns
tsk(o)	Output Skew <sup>(3)</sup>		—	0.5	—	0.5	—	0.5	—	0.5	ns

2921 tbl 09

5

Symbol	Parameter	Condition <sup>(1)</sup>	FCT16651CT				FCT16651ET				Unit
			Com'l.		Mil.		Com'l.		Mil.		
			Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	
tPLH tPHL	Propagation Delay Bus to Bus	CL = 50pF RL = 500Ω	1.5	5.4	1.5	6.0	1.5	3.8	—	—	ns
tPZH tPZL	Output Enable Time xOEAB or xOEBA to Bus		1.5	7.8	1.5	8.9	1.5	4.8	—	—	ns
tPHZ tPLZ	Output Disable Time xOEAB or xOEBA to Bus		1.5	6.3	1.5	7.7	1.5	4.0	—	—	ns
tPLH tPHL	Propagation Delay Clock to Bus		1.5	5.7	1.5	6.3	1.5	3.8	—	—	ns
tPLH tPHL	Propagation Delay xSBA or xSAB to Bus		1.5	6.2	1.5	7.0	1.5	4.2	—	—	ns
tsu	Set-up Time, HIGH or LOW Bus to Clock		2.0	—	2.0	—	2.0	—	—	—	ns
th	Hold Time HIGH or LOW Bus to Clock		1.5	—	1.5	—	0.0	—	—	—	ns
tw	Clock Pulse Width HIGH or LOW		5.0	—	5.0	—	3.0 <sup>(4)</sup>	—	—	—	ns
tsk(o)	Output Skew <sup>(3)</sup>		—	0.5	—	0.5	—	0.5	—	—	ns


2921 tbl 09

**NOTES:**

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
4. This limit is guaranteed but not tested.

**TEST CIRCUITS AND WAVEFORMS**

**TEST CIRCUITS FOR ALL OUTPUTS**



2921 drw 09

**SWITCH POSITION**


Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

2921 ltr 10

**DEFINITIONS:**


CL = Load capacitance; includes jig and probe capacitance.  
 RT = Termination resistance; should be equal to ZOUT of the Pulse Generator.

**SET-UP, HOLD AND RELEASE TIMES**




2921 drw 10

**PULSE WIDTH**




2921 drw 11

**PROPAGATION DELAY**



2921 drw 12

**ENABLE AND DISABLE TIMES**



2921 drw 13


**NOTES:**

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; tr ≤ 2.5ns; tr ≤ 2.5ns



**ORDERING INFORMATION**

IDT	<u>XX</u>	FCT	<u>XXXX</u>	<u>X</u>	<u>X</u>
	Temperature		Device Type	Package	Process
	Range				



2921 drw 14