

LF156 Monolithic JFET Input Operational Amplifiers

LF156, LF156A, LF356, LF356A Wide Band

General Description

These are the first monolithic JFET input operational amplifiers to incorporate well matched, high voltage JFETs on the same chip with standard bipolar transistors. These amplifiers feature low input bias and offset currents, low offset voltage and offset voltage drift or common-mode rejection. The devices are also designed for high slew rate, wide bandwidth, extremely fast settling time, low voltage and current noise and a low 1/f noise corner.

- Photo cell amplifiers
- Sample and Hold circuits

Features

LF156A

- Low input bias current 30 pA
- Low Input Offset Current 3 pA
- High input impedance $10^{12}\Omega$
- Low input offset voltage 1 mV
- Low input offset voltage temperature drift $3\mu V/^{\circ}C$
- Low input noise current $0.01\text{ pA}/\sqrt{\text{Hz}}$
- High common-mode rejection ratio 100 dB
- Large dc voltage gain 106 dB

Advantages


- Replace expensive hybrid and module FET op amps
- Rugged JFETs allow blow-out free handling compared with MOSFET input devices
- Excellent for low noise applications using either high or low source impedance—very low 1/f corner
- Offset adjust does not degrade drift or common-mode rejection as in most monolithic amplifiers
- New output stage allows use of large capacitive loads (10,000 pF) without stability problems
- Internal compensation and large differential input voltage capability

Applications

- Precision high speed integrators
- Fast D/A and A/D converters
- High impedance buffers
- Wideband, low noise, low drift amplifiers
- Logarithmic amplifiers

	LF156A	UNITS
■ Extremely fast settling time to 0.01%	1.5	μs
■ Fast slew rate	10	$V/\mu s$
■ Wide gain bandwidth	5	MHz
■ Low input noise voltage	18	$nV/\sqrt{\text{Hz}}$

Simplified Schematic



Absolute Maximum Ratings

	LM156/6A	LF356/6A
Supply Voltage	±22V	±18V
Power Dissipation (Note 1) TO-99 (H package)	670 mW	500 mW
Operating Temperature Range	-55°C to +125°C	0°C to +70°C
T _j (MAX)	150°C	100°C
Differential Input Voltage	±40V	±30V
Input Voltage Range (Note 2)	±20V	±16V
Output Short Circuit Duration	Continuous	Continuous
Storage Temperature Range	-65°C to +150°C	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C	300°C

DC Electrical Characteristics (Note 3)

SYMBOL	PARAMETER	CONDITIONS	LF156A			LF356A			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{os}	Input Offset Voltage	R _S = 50 Ω, T _A = 25°C Over Temperature		1	2		1	2	mV
ΔV _{os} /ΔT	Average TC of Input Offset Voltage	R _S = 50 Ω		3	2.5		5	2.5	mV/°C
ΔTC/ΔV _{os}	Change in Average TC with V _{os} Adjust	R _S = 50 Ω, (Note 4)		0.5			0.5		μV/°C per mV
I _{os}	Input Offset Current	T _j = 25°C, (Notes 3, 6) T _j ≤ T _{HIGH}		3	10		3	10	pA nA
I _B	Input Bias Current	T _j = 25°C, (Notes 3, 5) T _j ≤ T _{HIGH}		30	50		30	50	pA nA
R _{IN}	Input Resistance	T _j = 25°C		10 ¹²			10 ¹²		Ω
A _{VOL}	Large Signal Voltage Gain	V _S = ±15V, T _A = 25°C V _O = ±10V, R _L = 2k Over Temperature	50	200		50	200		V/mV
V _O	Output Voltage Swing	V _S = ±15V, R _L = 10k V _S = ±15V, R _L = 2k	±12 ±10	±13 ±12		±12 ±10	±13 ±12		V V
V _{CM}	Input Common-Mode Voltage Range	V _S = ±15V	±11	±12		±11	±12		V
CMRR	Common-mode Rejection Ratio		85	100		85	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 6)	85	100		85	100		dB

AC Electrical Characteristics T_A = 25°C, V_S = ±15V

SYMBOL	PARAMETER	CONDITIONS	LF156A/356A			UNITS
			MIN	TYP	MAX	
SR	Slew Rate		8	10		V/μs
GBW	Gain-Bandwidth Product		4	4.5		MHz
t _s	Settling Time to 0.01%	(Note 7)		1.5		μs
e _n	Equivalent Input Noise Voltage	R _S = 100 Ω f = 100 Hz f = 1000 Hz		.32 18		nV/√Hz nV/√Hz
i _n	Equivalent Input Noise Current	f = 100 Hz f = 1000 Hz		0.01 0.01		pA/√Hz pA/√Hz
C _{IN}	Input Capacitance			3		pF

DC Electrical Characteristics (Note 3)

SYMBOL	PARAMETER	CONDITIONS	LF156			LF356			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{OS}	Input Offset Voltage	$R_S = 50\Omega, T_A = 25^\circ$ Over Temperature		3	5 7		3	10 13	mV mV
$\Delta V_{OS}/\Delta T$	Average TC of Input Offset Voltage	$R_S = 50\Omega$		5			5		$\mu V/^\circ C$
$\Delta TC/\Delta V_{OS}$	Change in Average TC with V_{OS} Adjust	$R_S = 50\Omega, (Note\ 4)$		0.5			0.5		$\mu V/^\circ C$ per mV
I_{OS}	Input Offset Current	$T_j = 25^\circ C, (Notes\ 3, 5)$ $T_j \leq T_{HIGH}$		3	20 20		3	50 2	μA nA
I_B	Input Bias Current	$T_j = 25^\circ C, (Notes\ 3, 5)$ $T_j \leq T_{HIGH}$		30	100 50		30	200 8	μA nA
R_{IN}	Input Resistance	$T_j = 25^\circ C$		10	12		10	12	Ω
AV_{OL}	Large Signal Voltage Gain	$V_S = \pm 15V, T_A = 25^\circ C$ $V_O = \pm 10V, R_L = 2k$ Over Temperature	50	200		25	200		V/mV V/mV
V_O	Output Voltage Swing	$V_S = \pm 15V, R_L = 10k$ $V_S = \pm 15V, R_L = 10k$	± 12 ± 10	± 13 ± 12		± 12 ± 10	± 13 ± 12		V V
V_{CM}	Input Common-Mode Voltage Range	$V_S = \pm 15V$	± 11	± 12		± 10	± 12		V
CMRR	Common-Mode Rejection Ratio		85	100		80	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 6)	85	100		80	100		dB

DC Electrical Characteristics $T_A = 25^\circ C, V_S = \pm 15V$

PARAMETER	LF156A/156		LF356A/LF356		UNITS
	TYP	MAX	TYP	MAX	
Supply Current	5	7	5	10	mA

AC Electrical Characteristics $T_A = 25^\circ C, V_S = \pm 15V$

SYMBOL	PARAMETER	CONDITIONS	LF156	LF156/LF356	UNITS
			MIN	TYP	
SR	Slew Rate	LF156 $A_V = 1$	7.5	10	$V/\mu s$
GBW	Gain-Bandwidth Product			5	MHz
t_s	Settling Time to 0.01%	(Note 7)		1.5	μs
e_n	Equivalent Input Noise Voltage	$R_S = 100\Omega$ $f = 100\text{ Hz}$ $f = 1000\text{ Hz}$		32 18	nV/\sqrt{Hz} nV/\sqrt{Hz}
i_n	Equivalent Input Current Noise	$f = 100\text{ Hz}$ $f = 1000\text{ Hz}$		0.01 0.01	pA/\sqrt{Hz} pA/\sqrt{Hz}
C_{IN}	Input Capacitance			3	pF

Notes for Electrical Characteristics

Note 1: The TO-99 package must be derated based on a thermal resistance of 150°C/W junction to ambient or 45°C/W junction to case; for the DIP package, the device must be derated based on thermal resistance of 175°C/W junction to ambient.

Note 2: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

Note 3: These specifications apply for $\pm 15V \leq V_S \leq \pm 20V$, $-55^\circ C \leq T_A \leq +125^\circ C$ and $T_{HIGH} = +125^\circ C$ unless otherwise stated for the LF156/6A. For the LF356/6A these specifications apply for $V_S = \pm 15V$ and $0^\circ C \leq T_A \leq +70^\circ C$. V_{OS} , I_B and I_{OS} are measured at $V_{CM} = 0$.








Note 4: The Temperature Coefficient of the adjusted input offset voltage changes only a small amount (0.5 $\mu V/^\circ C$ typically) for each mV of adjustment from its original unadjusted value. Common-mode rejection and open loop voltage gain are also unaffected by offset adjustment.

Note 5: The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature. T_j temperature rises above the ambient temperature as a result of internal power dissipation, P_d . $T_j = T_A + \Theta_{jA} P_d$ where Θ_{jA} is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.




Note 6: Supply Voltage Rejection is measured for both supply magnitudes increasing or decreasing simultaneously, in accordance with common practice.

Note 7: Settling time is defined here, for a unity gain inverter connection using 2 k Ω resistors for the LF156. It is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within 0.0% of its final value from the time a 10V step input is applied.



Typical DC Performance Characteristics




Typical DC Performance Characteristics (Continued)




Typical AC Performance Characteristics











LF156 Small Signal Pulse Response, $A_V = +1$




LF156 Large Signal Pulse Response, $A_V = +1$




Typical AC Performance Characteristics (Continued)



Typical AC Performance Characteristics (Continued)




Detailed Schematic




2

Connection Diagrams (Top Views) Section 11 for Packaging

Order Number
 LF156AH
 LF156H
 LF356AH
 LF356H



Note 4: Pin 4 connected to case.



Order Number LF356N, LF356J-8

Application Hints

The LF156/6A series are op amps with JFET input devices. These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will cause a reversal of the phase to the output and force the amplifier output to the corresponding high or low state. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output, however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

These amplifiers will operate with the common-mode input voltage equal to the positive supply. In fact, the common-mode voltage can exceed the positive supply by approximately 100 mV independent of supply voltage and over the full operating temperature range. The positive supply can therefore be used as a reference on an input as, for example, in a supply current monitor and/or limiter.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed

in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.

All of the bias currents in these amplifiers are set by FET current sources. The drain currents for the amplifiers are therefore essentially independent of supply voltage.


As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pickup" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to ac ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

2


Typical Circuit Connections

VOS Adjustment



- VOS is adjusted with a 25k potentiometer
- The potentiometer wiper is connected to V⁺
- For potentiometers with temperature coefficient of 100 ppm/°C or less the additional drift with adjust is $\approx 0.5 \mu\text{V}/^\circ\text{C}/\text{mV}$ of adjustment
- Typical overall drift: $5 \mu\text{V}/^\circ\text{C} \pm (0.5 \mu\text{V}/^\circ\text{C}/\text{mV}$ of adj.)

Driving Capacitive Loads




Due to a unique output stage design, these amplifiers have the ability to drive large capacitive loads and still maintain stability. $C_{L(\text{MAX})} \approx 0.01 \mu\text{F}$.

Overshoot $\leq 20\%$

Settling time (t_s) $\approx 5 \mu\text{s}$

Typical Applications


Settling Time Test Circuit




- Settling time is tested with the LF156 connected as unity gain inverter
- FET used to isolate the probe capacitance
- Output = 10V step

2

Large Signal Inverter Output, V_{OUT} (from Settling Time Circuit)




Low Drift Adjustable Voltage Reference




- $\Delta V_{OUT} / \Delta T = \pm 0.002\%/^{\circ}C$
- All resistors and potentiometers should be wire-bound
- P1: drift adjust
- P2: V_{OUT} adjust
- Use LF156 for
 - Low I_B
 - Low drift

High Accuracy Sample and Hold




- By closing the loop through A2, the V_{OUT} accuracy will be determined uniquely by A1. No V_{OS} adjust required for A2.
- T_A can be estimated by same considerations as previously but, because of the added propagation delay in the feedback loop (A2) the overshoot is not negligible.
- Overall system slower than fast sample and hold
- R1, C_C : additional compensation
- Use LF156 for
 - ▲ Fast settling time
 - ▲ Low V_{OS}

High Q Band Pass Filter



- By adding positive feedback (R2) Q increases to 40
- $f_{BP} = 100$ kHz
- $\frac{V_{OUT}}{V_{IN}} = 10\sqrt{Q}$
- Clean layout recommended
- Response to a 1 Vp-p tone burst: 300 μ s


High Q Notch Filter



- $2R1 = R = 10$ M Ω
- $2C = C1 = 300$ pF
- Capacitors should be matched to obtain high Q
- $f_{NOTCH} = 120$ Hz, notch = -55 dB, $Q > 100$

Typical Applications (Continued)


Fast Logarithmic Converter



- Dynamic range: $100 \mu A \leq I_i \leq 1mA$ (5 decades), $V_O = 1V/\text{decade}$
- Transient response: $3 \mu s$ for $\Delta I_i = 1 \text{ decade}$
- C1, C2, R2, R3: added dynamic compensation
- V_{OS} adjust the LF156 to minimize quiescent error
- R_T : Tel Labs type 081 + 0.3%/°C


$$|V_{OUT}| = \left[1 + \frac{R_2}{R_T} \right] \frac{kT}{q} \ln V_i \left[\frac{R_T}{V_{REF} R_1} \right] = \log V_i \frac{1}{R_1 I_r} \quad R_2 = 15.7k, R_T = 1k, 0.3\%/^{\circ}C \text{ (for temperature compensation)}$$

Precision Current Monitor



- $V_O = 5 \frac{R_1}{R_2} \text{ (V/mA of } I_s)$
- R_1, R_2, R_+ : 0.1% resistors
- Use LF156 for
 - Common-mode range to supply voltage
 - Low I_B
 - Low V_{OS}


Temperature Compensated 8-Bit D/A Converter



- Use LF156 for
 - Fast settling time
 - Low V_{OS} drift
 - Good stability
- $R_1 - R_4$: binary ladder
For BCO weighting,
 $R_F = 4 k\Omega$
 $R_A = 9 k\Omega$


2

Wide BW Low Noise, Low Drift Amplifier




- Power BW: $f_{MAX} = \frac{S_f}{2\pi V_p} \approx 240 \text{ kHz}$
- Parasitic input capacitance $C1 \approx 3 \text{ pF}$ for LF156 plus any additional layout capacitance interacts with feedback elements and creates undesirable high frequency pole. To compensate add $C2$ such that $R2C2 \approx R1C1$.

Boosting the LF156 with a Current Amplifier



- $I_{OUT(MAX)} \approx 150 \text{ mA}$ (will drive $R_L \geq 100\Omega$)
- $\frac{\Delta V_{OUT}}{\Delta T} = \frac{0.15}{10^{-2}} \text{ V}/\mu\text{s}$ (with C_L shown)
- No additional phase shift added by the current amplifier


Isolating Large Capacitive Loads



- Overshoot 6%
- $t_s \approx 10 \mu\text{s}$
- When driving large C_L , the V_{OUT} slew rate determined by C_L and $I_{OUT(MAX)}$:

$$\frac{\Delta V_{OUT}}{\Delta T} = \frac{I_{OUT}}{C_L} \approx \frac{0.02}{0.5} \text{ V}/\mu\text{s} = 0.04 \text{ V}/\mu\text{s}$$
 (with C_L shown)


Low Drift Peak Detector



- By adding $D1$ and R_f , $V_{D1} = 0$ during hold mode. Leakage of $D2$ provided by feedback path through R_f .
- Leakage of circuit is essentially I_b (LF156) plus capacitor leakage of C_p .
- Diode $D3$ clamps V_{OUT} (A1) to $V_{IN} - V_{D3}$ to improve speed and to limit reverse bias of $D2$.
- Maximum input frequency should be $\ll 1/2\pi R_f C_{D2}$ where C_{D2} is the shunt capacitance of $D2$.


Typical Applications (Continued)

High Impedance, Low Drift Instrumentation Amplifier



- $V_{OUT} = \frac{R_3}{R} \left[\frac{2R_2}{R_1} + 1 \right] \Delta V, V^- + 2V \leq V_{IN} \text{ common-mode} \leq V^+$
- System V_{OS} adjusted via A2 V_{OS} adjust
- Trim R_3 to boost up CMRR to 120 dB. Instrumentation amplifier Resistor array RA201 (National Semiconductor) recommended

Fast Sample and Hold



- Both amplifiers (A1, A2) have feedback loops individually closed with stable responses (overshoot negligible)
- Acquisition time T_A , estimated by:

$$T_A \approx \left[\frac{2R_{ON} \cdot V_{IN} \cdot C_h}{S_r} \right]^{1/2} \text{ provided that:}$$

$$V_{IN} < 2\pi S_r R_{ON} C_h \text{ and } T_A > \frac{V_{IN} C_h}{I_{OUT(MAX)}} \text{, } R_{ON} \text{ is of SW1}$$

If inequality not satisfied: $T_A \approx \frac{V_{IN} C_h}{20 \text{ mA}}$
- LF156 develops full S_r output capability for $V_{IN} \geq 1V$
- Addition of SW2 improves accuracy by putting the voltage drop across SW1 inside the feedback loop
- Overall accuracy of system determined by the accuracy of both amplifiers, A1 and A2