# LF156 Monolithic JFET **Input Operational Amplifiers** LF156, LF156A, LF356, LF356A Wide Band

### **General Description**

These are the first monolithic JFET input operational amplifiers to incorporate well matched, high voltage JFETs on the same chip with standard bipolar transistors. These amplifiers feature low input bias and offset currents, low offset voltage and offset voltage drift or common-mode rejection. The devices are also designed for high slew rate, wide bandwidth, extremely fast settling time, low voltage and current noise and a low 1/f noise corner.

### **Advantages**

- Replace expensive hybrid and module FET op amps
- Rugged JFETs allow blow-out free handling compared with MOSFET input devices
- Excellent for low noise applications using either high or low source impedance-very low 1/f corner
- Offset adjust does not degrade drift or common-mode rejection as in most monolithic amplifiers
- New output stage allows use of large capacitive loads (10,000 pF) without stability problems
- Internal compensation and large differential input voltage capability

## **Applications**

- Precision high speed integrators
- Fast D/A and A/D converters
- High impedance buffers
- Wideband, low noise, low drift amplifiers
- Logarithmic amplifiers

- Photocell amplifiers
- Sample and Hold circuits


#### **Features**

#### LF156A

•	Low input bias current	30 pA
	Low Input Offset Current	3 pA
•	High input impedance	$10^{12}\Omega$
	Low input offset voltage	1 mV
	Low input offset voltage temperature drift	3μV/°C
	Low input noise current	0.01 pA/√Hz
	High common-mode rejection ratio	100 dB
=	Large dc voltage gain	106 dB

	LF156A	UNITS
Extremely fast settling time to 0.01%	1.5	μς
<ul><li>Fast slew rate</li></ul>	10	V/μs
<ul><li>Wide gain bandwidth</li></ul>	5	MHz
■ Low input	18	nV/√Hz

## Simplified Schematic



## **Absolute Maximum Ratings**

LM156/6A

LF356/6A

Supply Voltage

Power Dissipation (Note 1)

TO-99 (H package)

Operating Temperature Range

Tj(MAX)

Differential Input Voltage Input Voltage Range (Note 2)

Output Short Circuit Duration Storage Temperature Range Lead Temperature (Soldering,

10 seconds)

<u>+</u>22V 670 mW ±18V 500 mW

-55°C to +125°C

150°C ±40V +20V 0°C to +70°C 100°C ±30V

±20V ±16V
Continuous Continuous
-65°C to +150°C -65°C to 150°C
300°C 300°C

### DC Electrical Characteristics (Note 3)

SYMBOL	PARAMETER CONDITIONS		LF156A			LF356A			
STMBUL	FARAMETER	CONDITIONS	MIN TYP		MAX	MIN	TYP	MAX	UNITS
Vos	Input Offset Voltage	R <sub>S</sub> = 50 Ω, T <sub>A</sub> = 25°C Over Temperature		1	2 2.5		1	2 2.5	mV mV
$\Delta V_{os}/\Delta$ T	Average TC of Input Offset Voltage	$R_S = 50\Omega$		3			5		μV/°C
$\Delta TC/\Delta V_{os}$	Change in Average TC with V <sub>OS</sub> Adjust	$R_S = 50\Omega$ , (Note 4)		0.5			0.5	i	μV/ºC per mV
los	Input Offset Current	$T_j = 25^{\circ}C$ , (Notes 3, 6) $T_j \le THIGH$		3	10 10		3	10 1	p.A n.A
1 <sub>B</sub>	Input Bias Current	$T_j = 25^{\circ}C$ , (Notes 3, 5) $T_j \leq T_{HIGH}$	i	30	50 25		30	50 5	p.A n.A
RIN	Input Resistance	T <sub>j</sub> = 25°C		1012	}		1012		Ω
AVOL	Large Signal Voltage Gain	$V_S = \pm 15V$ , $T_A = 25^{\circ}C$ $V_O = \pm 10V$ , $R_L = 2k$	50	200		50	200		V/mV
		Over Temperature	25			25			V/mV
v <sub>o</sub>	Output Voltage Swing	$V_S = \pm 15V$ , $R_L = 10k$ $V_S = \pm 15V$ , $R_L = 2k$	<u>+</u> 12 <u>+</u> 10	<u>+</u> 13 <u>+</u> 12		±12 ±10	±13 ±12		V
∨см i	Input Common-Mode Voltage Range	V <sub>S</sub> = ±15V	<u>+</u> 11	<u>+</u> 12		<u>+</u> 11	<u>+</u> 12		V
CMRR	Common-mode Rejection Ratio		85	100		85	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 6)	85	100		85	100		d8

# AC Electrical Characteristics $T_A = 25$ °C, $V_S = \pm 15$ V

SYMBOL	PARAMETER	CONDITIONS	L	LF156A/356A		
31 MBOL	PANAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
SR	Slew Rate		8	10		V/µs
GBW	Gain-Bandwidth Product		4	4.5		MHz
ts	Settling Time to 0.01%	(Note 7)		1.5		μs
e <sub>n</sub>	Equivalent Input Noise Voltage	R <sub>S</sub> = 100 Ω f = 100 Hz f = 1000 Hz		.32 18		nV/ <del>√Hz</del> nV/ <del>√</del> Hz
in	Equivalent Input Noise Current	f = 100 Hz f = 1000 Hz		0.01 0.01		pA/√Hz pA/√Hz
CIN	Input Capacitance			3		pF

## DC Electrical Characteristics (Note 3)

	PARAMETER	CONDITIONS	LF156			LF356			UNITS	
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	МАХ	ONTIS	
Vos	Input Offset Voltage	Rs = 50 Ω , T <sub>A</sub> = 25° Over Temperature		3	5 7		3	10 13	mV mV	
Δv <sub>os</sub> /Δ τ	Average TC of Input Offset Voltage	R <sub>S</sub> = 50Ω		5			5		μ∨/ <b>∘</b> C	
$\Delta$ TC/ $\Delta$ V $_{os}$	Change in Average TC with Vos Adjust	R <sub>S</sub> = 50 Ω, (Note 4)		0.5			0.5		μV/oC per mV	
los	Input Offset Current	$T_j = 25^{\circ}C$ , (Notes 3, 5) $T_j \leq THIGH$		3	20 20		3	50 2	pA nA	
1 <sub>B</sub>	Input Bias Current	$T_j = 25^{\circ}C$ , (Notes 3, 5) $T_j \leq THIGH$		30	100 50		30	200 8	Aq nA	
RiN	Input Resistance	T <sub>j</sub> = 25°C		1012			1012		Ω	
AVOL	Large Signal Voltage Gain	VS = ±15V, TA = 25°C VO = ±10V, R1 = 2k	50	200		25	200		V/mV	
	Gain	Over Temperature	25			15			V/mV	
vo	Output Voltage Swing	VS = ±15V, RL = 10k VS = ±15V, RL = 10k	±12 ±10	±13 ±12		±12 ±10	±13 ±12		V	
V <sub>CM</sub>	Input Common-Mode Voltage Range	VS = ±15V, HL = 10K	±11	±12 ±12		±10 ±10	±12 ±12		v	
CMAR	Common-Mode Rejection Ratio		85	100		80	100		dB	
PSRR	Supply Voltage Rejection Ratio	(Note 6)	85	100		80	100		dB	

# DC Electrical Characteristics $T_A = 25^{\circ}C$ , $V_S = \pm 15V$

PARAMETER	LF156	SA/156	LF356A	A/LF356	UNITS
	TYP	MAX	TYP	MAX	
Supply Current	5	7	5	10	mA

# AC Electrical Characteristics $T_A = 25^{\circ}C$ , $V_S = \pm 15V$

SYMBOL	PARAMETER	CONDITIONS	LF156 MIN	LF156/LF356	UNITS
SR	Slew Rate	LF156 Ay = 1	7.5	10	V/μ:
G8W	Gain-Bandwidth Product			5	МН
ts	Settling Time to 0,01%	(Note 7)		1.5	μ
en	Equivalent Input Noise Voltage	R <sub>S</sub> = 100Ω f = 100 Hz f = 1000 Hz		32 18	nV/ <b>√</b> H:
in	Equivalent Input Current Noise	f = 100 Hz f = 1000 Hz		0.01 0.01	pA/ <b>√</b> H pA/ <b>√</b> H
CIN	Input Capacitance			3	pı

### **Notes for Electrical Characteristics**

Note 1: The TO-99 package must be derated based on a thermal resistance of 150°C/W junction to ambient or 45°C/W junction to case; for the DIP package, the device must be derated based on thermal resistance of 175°C/W junction to ambient.

Note 2: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage,

Note 3: These specifications apply for  $\pm 15 \text{V} \le \text{V}_S \le \pm 20 \text{V}$ ,  $-55^{\circ}\text{C} \le \text{T}_A \le +125^{\circ}\text{C}$  and  $\text{T}_{HIGH} = +125^{\circ}\text{C}$  unless otherwise stated for the LF156/6A. For the LF356/6A these specifications apply for  $\text{V}_S = \pm 15 \text{V}$  and  $0^{\circ}\text{C} \le \text{T}_A \le +70^{\circ}\text{C}$ .  $\text{V}_{OS}$ , I<sub>B</sub> and I<sub>OS</sub> are measured at V<sub>CM</sub> = 0.


Note 4: The Temperature Coefficient of the adjusted input offset voltage changes only a small amount (0.5 μV/9C typically) for each mV of adjustment from its original unadjusted value. Common-mode rejection and open loop voltage gain are also unaffected by offset adjustment.


Note 5: The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature. T<sub>j</sub> temperature rises above the ambient temperature as a result of internal power dissipation, Pd. T<sub>j</sub> = T<sub>A</sub> +  $\Theta_{jA}$  where  $\Theta_{jA}$  is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum,


Note 6: Supply Voltage Rejection is measured for both supply magnitudes increasing or decreasing simultaneously, in accordance with common practice.


Note 7: Settling time is defined here, for a unity gain inverter connection using 2 k $\Omega$ resistors for the LF156. It is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within 0.0% of its final value from the time a 10V step input is applied.


## **Typical DC Performance Characteristics**





















# Typical DC Performance Characteristics (Continued)









## **Typical AC Performance Characteristics**






LF156 Large Signal Pulse Response,


LF156 Small Signal Pulse Response,







2

# Typical AC Performance Characteristics (Continued)











FREQUENCY (Hz)

Common-Mode Rejection











# Typical AC Performance Characteristics (Continued)





## **Detailed Schematic**



### Connection Diagrams (Top Views) Section 11 for Packaging

Order Number LF156AH LF156H LF356AH LF356H





Note 4: Pin 4 connected to case.

### **Application Hints**

The LF156/6A series are op amps with JFET input devices. These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore large differential input voltages can easily be accomodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will cause a reversal of the phase to the output and force the amplifier output to the corresponding high or low state. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output, however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

These amplifiers will operate with the common-mode input voltage equal to the positive supply. In fact, the common-mode voltage can exceed the positive supply by approximately 100 mV independent of supply voltage and over the full operating temperature range. The positive supply can therefore be used as a reference on an input as, for example, in a supply current monitor and/or limiter.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed

in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.

All of the bias currents in these amplifiers are set by FET current sources. The drain currents for the amplifiers are therefore essentially independent of supply voltage.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pickup" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.


A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to ac ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels if greater than or equal to the original feedback pole time constant

## **Typical Circuit Connections**

Vos Adjustment

- Vos is adjusted with a 25k potentiometer
- The potentiometer wiper is connected to V<sup>+</sup>
- For potentiometers with temperature coefficient of 100 ppm/°C or less the additional drift with adjust is ≈ 0.5 μV/°C/mV of adjustment
- Typical overall drift: 5 μV/
  °C ± (0.5 μV/°C/mV of adi.)

Driving Capacitive Loads




Due to a unique output stage design, these amplifiers have the ability to drive large capacitive loads and still maintain stability.  $C_{L(MAX)} \approx 0.01~\mu F$ .

Overshoot ≤ 20%
Settling time (t<sub>a</sub>) ≅ 5 µs


# **Typical Applications**

#### Settling Time Test Circuit




- Settling time is tested with the LF156 connected as unity gain inverter
- FET used to isolate the probe capacitance
- Output = 10V step

### Large Signal Inverter Output, VOUT (from Settling Time Circuit)




#### Low Drift Adjustable Voltage Reference



- $\Delta V_{OUT}/\Delta T = \pm 0.002\%/^{\circ}C$
- All resistors and potentiometers should be wire-bound
- P1: drift adjust
- P2: VOUT adjust
   Use LF156 for
- Low IB
- Low drift


# Typical Applications (Continued)

#### High Accuracy Sample and Hold



- By closing the loop through A2, the V<sub>OUT</sub> accuracy will be determined uniquely by A1.
   No V<sub>OS</sub> adjust required for A2.
- T<sub>A</sub> can be estimated by same considerations as previously but, because of the added propagation delay in the feedback loop (A2) the overshoot is not negligible.
- Overall system slower than fast sample and hold
- R1, C<sub>C</sub>: additional compensation
- Use LF156 for
  - ▲ Fast settling time
  - ▲ Low Vos

#### High Q Band Pass Filter




- By adding positive feedback (R2)
   Q increases to 40
- f<sub>BP</sub> = 100 kHz

$$\frac{V_{OUT}}{V_{IN}} = 10\sqrt{\overline{Q}}$$

- Clean layout recommended
- Response to a 1 Vp-p tone burst: 300 μs


#### High Q Notch Filter



- 2R1 = R = 10 MΩ
  - 2C = C1 = 300 pF
- · Capacitors should be matched to obtain high Q
- fNOTCH = 120 Hz, notch = -55 dB, Q > 100

## Typical Applications (Continued)


#### Fast Logarithmic Converter



- Dynamic range: 100 #A≤t<sub>i</sub> ≤1mA (5 decades), VO = 1V/decade
- Transient response : 3  $\mu$ s for  $\Delta l_i = 1$  decade C1, C2, R2, R3: added dynamic compen-
- Vos adjust the LF156 to minimize quiescent error
- R<sub>T</sub>: Tel Labs type 081 + 0.3%/°C


 $|V_{OUT}| = \left[1 + \frac{R2}{R_T}\right] \frac{kT}{q} \quad \text{in } V_i \left[\frac{R_r}{V_{REF}R_i}\right] = \log V_i \cdot \frac{1}{R_i I_r} \quad R2 = 15.7k, \ R_T = 1k, \ 0.3\%/°C \ \text{(for temperature compensation)}$ 

#### **Precision Current Monitor**



- $V_0 = 5 \frac{R1}{R2} (V/mA \text{ of } I_S)$
- R1, R2, R+: 0.1% resistors
- Use LF156 for
  - Common-mode range to supply voltage
  - Low IB
  - Low Vos

#### Temperature Compensated 8-Bit D/A Converter




2-166

### 4


## Typical Applications (Continued)

#### Wide BW Low Noise, Low Drift Amplifier




- Power BW:  $f_{MAX} = \frac{S_r}{2\pi V_p} \approx 240 \text{ kHz}$
- Parasitic input capacitance C1 ≅ (3 pF for LF156 plus any additional layout capacitance) interacts with feedback elements and creates undesirable high frequency pole. To compensate add C2 such that :R2C2 ≅ R1C1.

### Boosting the LF156 with a Current Amplifier



- I<sub>OUT</sub>(MAX) ≅ 150 mA (will drive R<sub>L</sub> ≥ 100Ω)
- $\frac{\Delta V_{OUT}}{\Delta T} = \frac{0.15}{10^{-2}}$  V/ $\mu$ s (with C<sub>L</sub> shown)
- No additional phase shift added by the current amplifier


#### **Isolating Large Capacitive Loads**



- Overshoot 6%
- t<sub>s</sub> 10 μs
- When driving large CL, the VOUT slew rate determined by CL and IOUT(MAX):

$$\frac{\Delta V_{OUT}}{\Delta T} \ = \frac{I_{OUT}}{C_L} \quad \cong \frac{0.02}{0.5} \quad V/\mu s = 0.04 \ V/\mu s \ \{with \ C_L \ shown\}$$


#### Low Drift Peak Detector



- By adding D1 and R<sub>f</sub>, V<sub>D1</sub> = 0 during hold mode. Leakage of D2 provided by feedback path through R<sub>f</sub>.
- Leakage of circuit is essentially I<sub>b</sub> ((LF156) plus capacitor leakage of Cp.
- Diode D3 clamps V<sub>OUT</sub> (A1) to V<sub>IN</sub>-V<sub>D3</sub> to improve speed and to limit reverse bias of D2.
- Maximum input frequency should be << 1/2πR<sub>f</sub>C<sub>D2</sub> where C<sub>D2</sub> is the shunt capacitance of D2.


## Typical Applications (Continued)

High Impedance, Low Drift Instrumentation Amplifier



- $\frac{R3}{R} \left[ \frac{2R2}{R1} + 1 \right] \Delta V, V^- + 2V \le V_{1N} \text{ common-mode} \le V^+$
- System VOS adjusted via A2 VOS adjust
- Trim R3 to boost up CMRR to 120 dB. Instrumentation amplifier Resistor array RA201 (National Semiconductor) recommended

#### Fast Sample and Hold



- Both amplifiers (A1, A2) have feedback loops individually closed with stable responses (overshoot negligible)
- Acquisition time TA, estimated by:

Acquisition time 
$$I_A$$
, estimated by:  
 $T_A \cong \left[\frac{2R_{ON}, V_{IN}, C_h}{S_r}\right]$  1/2 provided that:

 $v_{1N} < 2\pi S_r \; R_{ON} \; C_h \; \text{and} \; T_A > \frac{v_{1N} C_h}{l_{OUT}(MAX)} \quad , \; R_{ON} \; \text{is of SW1}$ 

If inequality not satisfied:  $T_A \cong \frac{V_{IN} C_h}{20 \text{ mA}}$ 

- LF156 developes full S<sub>r</sub> output capability for  $V_{IN} \ge 1V$
- Addition of SW2 improves accuracy by putting the voltage drop across SW1 inside the feedback loop
- Overall accuracy of system determined by the accuracy of both amplifiers, A1 and A2