



**CMOS STATIC RAM  
64K (16K x 4-BIT)**

**IDT 6198S  
IDT 6198L**

*T-46-23-10*

**FEATURES:**

- Optimized for fast RISC processors including the IDT79R3000
- Output Enable ( $\overline{OE}$ ) pin available for added system flexibility
- High-speed (equal access and cycle times)
  - Military: 20/25/30/35/45/55/70/85ns (max.)
  - Commercial: 15/19/20/25/30/35/45ns (max.)
- Low-power consumption
  - IDT6198S
    - Active: 350mW (typ.)
    - Standby: 100 $\mu$ W (typ.)
  - IDT6198L
    - Active: 300mW (typ.)
    - Standby: 30 $\mu$ W (typ.)
- JEDEC compatible pinout
- Battery back-up operation—2V data retention (L version only)
- 24-pin THINDIP, 24-pin plastic DIP, high-density 28-pin leadless chip carrier and 24-pin SOIC (gull-wing and J-bend)
- Produced with advanced CEMOS™ technology
- Bidirectional data inputs and outputs
- Inputs/Outputs TTL-compatible
- Three-state outputs
- Military product compliant to MIL-STD-883, Class B

ity technology—CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective approach for memory intensive applications. Timing parameters have been specified to meet the speed demands of the fastest IDT79R3000 RISC processors.

The IDT6198 features two memory control functions: chip select ( $\overline{CS}$ ) and output enable ( $\overline{OE}$ ). These two functions greatly enhance the IDT6198's overall flexibility in high-speed memory applications.

Access times as fast as 15ns are available, with typical power consumption of only 300mW. The IDT6198 offers a reduced power standby mode,  $I_{SS1}$ , which enables the designer to considerably reduce device power requirements. This capability significantly decreases system power and cooling levels, while greatly enhancing system reliability. The low-power version (L) also offers a battery backup data retention capability where the circuit typically consumes only 30 $\mu$ W when operating from a 2 volt battery.

All inputs and outputs are a TTL-compatible and operate from a single 5 volt supply. Fully static asynchronous circuitry, along with matching access and cycle times, favor the simplified system design approach.

The IDT6198 is packaged in either a 24-pin THINDIP, 24-pin plastic DIP, 28-pin leadless chip carrier or 24-pin gull-wing or J-bend small outline IC, providing improved board-level packing densities.


Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.



**DESCRIPTION:**

The IDT6198 is a 65,536-bit high-speed static RAM organized as 16K x 4. It is fabricated using IDT's high-performance, high-reliabil-

**FUNCTIONAL BLOCK DIAGRAM**





CEMOS is a trademark of Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES**


**JANUARY 1989**

PIN CONFIGURATIONS

T-46-23-10



LOGIC SYMBOL



PIN NAMES

A <sub>0-13</sub>	Address Inputs
CS	Chip Select
WE	Write Enable
OE	Output Enable
I/O <sub>1-4</sub>	Data Input/Output
V <sub>CC</sub>	Power
GND	Ground

ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	1.0	W
I <sub>OUT</sub>	DC Output Current	50	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2	-	6.0	V
V <sub>IL</sub>	Input Low Voltage	-0.5 <sup>(1)</sup>	-	0.8	V

NOTE:

1. V<sub>IL</sub> min. = -3.0V for pulse width less than 20ns.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

GRADE	AMBIENT TEMPERATURE	GND	V <sub>CC</sub>
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

T-46-23-10

DC ELECTRICAL CHARACTERISTICS

V<sub>CC</sub> = 5.0V ±10%

SYMBOL	PARAMETER	TEST CONDITIONS	IDT6198S			IDT6198L			UNIT	
			MIN.	TYP. <sup>(1)</sup>	MAX.	MIN.	TYP. <sup>(1)</sup>	MAX.		
I <sub>IL</sub>	Input Leakage Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND to V <sub>CC</sub>	MIL	-	-	10	-	-	5	μA
			COM'L	-	-	5	-	-	2	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>CC</sub> = Max. CS = V <sub>IH</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>	MIL	-	-	10	-	-	5	μA
			COM'L	-	-	5	-	-	2	μA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 10mA, V <sub>CC</sub> = Min. I <sub>OL</sub> = 8mA, V <sub>CC</sub> = Min.	-	-	0.5	-	-	0.5	V	
			-	-	0.4	-	-	0.4	V	
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -4mA, V <sub>CC</sub> = Min.	2.4	-	-	2.4	-	-	V	

NOTE:

1. Typical limits are at V<sub>CC</sub> = 5.0V, +25°C ambient.

4

DC ELECTRICAL CHARACTERISTICS<sup>(1)</sup>

V<sub>CC</sub> = 5.0V ±10%, V<sub>LC</sub> = 0.2V, V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	POWER	6198S15		6198S19/20 <sup>(2)</sup>		6198S25 6198L25		6198S30/35 6198L30/35		6198S45/55 <sup>(4)</sup> 6198L45/55 <sup>(4)</sup>		6198S70/85 6198L70/85		UNIT
			COM'L	MIL	COM'L	MIL	COM'L	MIL	COM'L	MIL	COM'L	MIL	COM'L	MIL	
I <sub>CC1</sub>	Operating Power Supply Current CS = V <sub>IL</sub> , Outputs Open, V <sub>CC</sub> = Max., f = 0 <sup>(3)</sup>	S	135	-	120	140	100	125	100	110	100	110	-	110	mA
		L	-	-	-	-	85	110	85	95	85	95	-	95	
I <sub>CC2</sub>	Dynamic Operating Current, CS = V <sub>IL</sub> , Outputs Open, V <sub>CC</sub> = Max., f = f <sub>MAX</sub> <sup>(3)</sup>	S	180	-	155	175	135	155	125	140	125	140	-	140	mA
		L	-	-	-	-	125	145	115/105	125/115	100	110	-	110/105	
I <sub>SB</sub>	Standby Power Supply Current (TTL Level) CS ≥ V <sub>IH</sub> , V <sub>CC</sub> = Max., Outputs Open f = f <sub>MAX</sub> <sup>(3)</sup>	S	75	-	60	70	55	60	50/45	55/50	45	50	-	50	mA
		L	-	-	-	-	45	50	40/35	45/40	30	35	-	35	
I <sub>SB1</sub>	Full Standby Power Supply Current (CMOS Level) CS ≥ V <sub>HC</sub> , V <sub>CC</sub> = Max., V <sub>IN</sub> ≥ V <sub>HC</sub> or V <sub>IN</sub> ≤ V <sub>LC</sub> , f = 0 <sup>(3)</sup>	S	25	-	20	25	15	20	15	20	15	20	-	20	mA
		L	-	-	-	-	0.5	1.5	0.5	1.5	0.5	1.5	-	1.5	

NOTES:

- All values are maximum guaranteed values.
- Preliminary data for Military devices only.
- At f = f<sub>MAX</sub> address and data inputs are cycling at the maximum frequency of read cycles of 1/t<sub>RC</sub>. f = 0 means no input lines change.
- 55°C to +125°C temperature range only.

**DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES**

T-46-23-10


(L Version Only)  $V_{LO} = 0.2V$ ,  $V_{HC} = V_{CC} - 0.2V$

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP. (1)		MAX.		UNIT
				$V_{CC} @ 2.0V$	$V_{CC} @ 3.0V$	$V_{CC} @ 2.0V$	$V_{CC} @ 3.0V$	
$V_{DR}$	$V_{CC}$ for Data Retention	-	2.0	-	-	-	-	V
$I_{CCDR}$	Data Retention Current	$CS \geq V_{HC}$ $V_{IN} \geq V_{HC}$ or $\leq V_{LO}$	MIL	10	15	600	900	$\mu A$
			COM'L	10	15	150	225	$\mu A$
$t_{CDR}^{(3)}$	Chip Deselect to Data Retention Time		0	-	-	-	-	ns
$t_R^{(3)}$	Operation Recovery Time		$t_{RO}^{(2)}$	-	-	-	-	ns
$ I_{IL} ^{(3)}$	Input Leakage Current		-	-	-	2	$\mu A$	

NOTES:

- $T_A = +25^\circ C$
- $t_{RO}$  = Read Cycle Time.
- This parameter is guaranteed but not tested.

**LOW  $V_{CC}$  DATA RETENTION WAVEFORM**



**AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load




Figure 2. Output Load  
(for  $t_{OLZ}$ ,  $t_{CLZ}$ ,  $t_{OHZ}$ ,  $t_{WHZ}$ ,  $t_{CHZ}$ ,  $t_{OW}$ )

\* Including scope and jig.

T-46-23-10

AC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5.0V ±10%, All Temperature Ranges)

SYMBOL	PARAMETER	6198S15 <sup>(1)</sup>		6198S19/20		6198S25 6198L25		6198S30/35 6198L30/35		6198S45/55 <sup>(2)</sup> 6198L45/55 <sup>(2)</sup>		6198S70 <sup>(2)</sup> /85 <sup>(2)</sup> 6198L70 <sup>(2)</sup> /85 <sup>(2)</sup>		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>RC</sub>	Read Cycle Time	15	-	20	-	25	-	30/35	-	45/55	-	70/85	-	ns
t <sub>AA</sub>	Address Access Time	-	15	-	19/20	-	25	-	29/35	-	45/55	-	70/85	ns
t <sub>ACS</sub>	Chip Select Access Time	-	15	-	20	-	25	-	30/35	-	45/55	-	70/85	ns
t <sub>CLZ</sub>	Chip Select to Output In Low Z <sup>(3)</sup>	5	-	5	-	5	-	5	-	5	-	5	-	ns
t <sub>OE</sub>	Output Enable to Output Valid	-	8	-	9	-	11	-	15/18	-	25/35	-	45/55	ns
t <sub>OLZ</sub>	Output Enable to Output In Low Z <sup>(3)</sup>	5	-	5	-	5	-	5	-	5	-	5	-	ns
t <sub>CHZ</sub>	Chip Select to Output in High Z <sup>(3)</sup>	-	7	2	8	2	10	2	12/14	-	15/20	-	25/30	ns
t <sub>OHZ</sub>	Output Disable to Output in High Z <sup>(3)</sup>	-	7	2	8	2	9	2	12/15	-	15/20	-	25/30	ns
t <sub>OH</sub>	Output Hold from Address Change	5	-	5	-	2	-	5	-	5	-	5	-	ns
t <sub>PU</sub>	Chip Select to Power Up Time <sup>(3)</sup>	0	-	0	-	0	-	0	-	0	-	0	-	ns
t <sub>PD</sub>	Chip Deselect to Power Down Time <sup>(3)</sup>	-	15	-	20	-	25	-	30/35	-	45/55	-	70/85	ns


NOTES:

- 0°C to +70°C temperature range only.
- 55°C to +125°C temperature range only.
- This parameter is guaranteed but not tested.


4

TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>


T-46-23-10



TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>



TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>



NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
3. Address valid prior to or coincident with  $\overline{CS}$  transition low.
4.  $\overline{OE} = V_{IL}$ .
5. Transition is measured  $\pm 200mV$  from steady state.

T-46-23-10

AC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5.0V ±10%, All Temperature Ranges)


SYMBOL	PARAMETER	6198S15 <sup>(1)</sup>		6198S19/20 <sup>(4)</sup>		6198S25 6198L25		6198S30/35 6198L30/35		6198S45/55 <sup>(2)</sup> 6198L45/55 <sup>(2)</sup>		6198S70 <sup>(2)/85<sup>(2)</sup></sup> 6198L70 <sup>(2)/85<sup>(2)</sup></sup>		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>WC</sub>	Write Cycle Time	14	-	17	-	20	-	22/30	-	40/50	-	60/75	-	ns
t <sub>CW</sub>	Chip Select to End of Write	14	-	17	-	20	-	22/25	-	35/50	-	60/75	-	ns
t <sub>AW</sub>	Address Valid to End of Write	14	-	17	-	20	-	22/25	-	35/50	-	60/75	-	ns
t <sub>AS</sub>	Address Set-up Time	0	-	0	-	0	-	0	-	0	-	0	-	ns
t <sub>WP</sub>	Write Pulse Width	14	-	17	-	20	-	22/25	-	35/50	-	60/75	-	ns
t <sub>WR</sub>	Write Recovery Time	0	-	0	-	0	-	0	-	0	-	0	-	ns
t <sub>WHZ</sub>	Write Enable to Output in High Z <sup>(3)</sup>	5	-	6	-	7	-	10	-	15/25	-	30/40	-	ns
t <sub>DW</sub>	Data Valid to End of Write	8	-	10	-	13	-	13/15	-	20/25	-	30/35	-	ns
t <sub>DH</sub>	Data Hold Time	0	-	0	-	0	-	0	-	0	-	0	-	ns
t <sub>OW</sub>	Output Active from End of Write <sup>(3)</sup>	5	-	5	-	5	-	5	-	5	-	5	-	ns

4


NOTES:

1. 0°C to +70°C temperature range only.
2. -55°C to +125°C temperature range only.
3. This parameter is guaranteed but not tested.
4. Preliminary data only for military devices.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, ( $\overline{WE}$  CONTROLLED TIMING) <sup>(1, 2, 3, 7)</sup> T-46-23-10



TIMING WAVEFORM OF WRITE CYCLE NO. 2, ( $\overline{CS}$  CONTROLLED TIMING) <sup>(1, 2, 3, 5, 8)</sup>



NOTES:

1.  $\overline{WE}$  or  $\overline{CS}$  must be high during all address transitions.
2. A write occurs during the overlap ( $t_{CW}$  or  $t_{WP}$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
3.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of the write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the  $\overline{CS}$  low transition occurs simultaneously with or after the  $\overline{WE}$  low transition, the outputs remain in the high impedance state.
6. Transition is measured  $\pm 200$  mV from steady state.
7. If  $\overline{OE}$  is low during a  $\overline{WE}$  controlled write cycle, the write pulse width must be the larger of  $t_{WP}$  or ( $t_{WHZ} + t_{DW}$ ) to allow the I/O drivers to turn off and data to be placed on the bus for the required  $t_{DW}$ . If  $\overline{OE}$  is high during an  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified  $t_{WP}$ .
8.  $\overline{OE} = V_{IH}$



TRUTH TABLE

MODE	$\overline{CS}$	$\overline{WE}$	$\overline{OE}$	I/O	POWER
Standby	H	X	X	High Z	Standby
Read	L	H	L	$D_{OUT}$	Active
Write	L	L	X	$D_{IN}$	Active
Read	L	H	H	High Z	Active

CAPACITANCE ( $T_A = +25^\circ C, f = 1.0MHz$ )

T-46-23-10

SYMBOL	PARAMETER <sup>(1)</sup>	CONDITIONS	MAX.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = 0V$	7	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0V$	7	pF

NOTE:

1. This parameter is determined by device characterization, but is not production tested.

4

ORDERING INFORMATION

