



Integrated Device Technology, Inc.

CMOS STATIC RAMs 64K (16K x 4-BIT) Added Chip Select and Output Controls

IDT7198S
IDT7198L

FEATURES:

- Fast Output Enable (\overline{OE}) pin available for added system flexibility
- Multiple Chip Selects ($\overline{CS1}$, $\overline{CS2}$) simplify system design and operation
- High speed (equal access and cycle times)
 - Military: 20/25/35/45/55/70/85ns (max.)
 - Commercial: 15/20/25/35ns (max.)
- Low power consumption
- Battery back-up operation—2V data retention (L version only)
- 24-pin CERDIP, 24-pin plastic DIP, high-density 28-pin leadless chip carrier, 24-pin SOJ and CERPACK
- Produced with advanced CMOS technology
- Bidirectional data inputs and outputs
- Inputs/outputs TTL-compatible
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT7198 is a 65,536 bit high-speed static RAM organized as 16K x 4. It is fabricated using IDT's high-perfor-

mance, high-reliability technology—CMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective approach for memory intensive applications. Timing parameters have been specified to meet the speed demands of the IDT79R3000 RISC processors.


Access times as fast as 15ns are available. The IDT7198 offers a reduced power standby mode, $ISB1$, which is activated when $\overline{CS1}$ or $\overline{CS2}$ goes high. This capability decreases power, while enhancing system reliability. The low-power version (L) also offers a battery backup data retention capability where the circuit typically consumes only 30 μ W when operating from a 2V battery.

All inputs and outputs are TTL-compatible and operate from a single 5 volt supply.

The IDT7198 is packaged in either a 24-pin ceramic DIP, 24-pin plastic DIP, 28-pin leadless chip carrier, 24-pin SOJ and 24-pin CERPACK.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

SEPTEMBER 1992

MEMORY CONTROL

The IDT7198 64K high-speed CMOS static RAM incorporates two additional memory control features (an extra chip select and an output enable pin) which offer additional benefits in many system memory applications.

The dual chip select feature (\overline{CS}_1 , \overline{CS}_2) now brings the convenience of improved system speeds to the large memory designer by reducing the external logic required to perform decoding.


Both chip selects, Chip Select 1 (\overline{CS}_1) and Chip Select 2 (\overline{CS}_2), must be in the active-low state to select the memory. If either chip select is pulled high, the memory will be deselected and remain in the standby mode.

PIN DESCRIPTIONS

Name	Description
A0-A13	Address Inputs
\overline{CS}_1	Chip Select 1
\overline{CS}_2	Chip Select 2
\overline{WE}	Write Enable
\overline{OE}	Output Enable
I/O0-I/O3	Data I/O
VCC	Power
GND	Ground

2985 tbl 01

PIN CONFIGURATIONS



2985 drw 02

DIP/SOJ/CERPACK
TOP VIEW


TRUTH TABLE⁽¹⁾

Mode	\overline{CS}_1	\overline{CS}_2	\overline{WE}	\overline{OE}	I/O	Power
Standby	H	X	X	X	High Z	Standby
Standby	X	H	X	X	High Z	Standby
Read	L	L	H	L	DOUT	Active
Write	L	L	L	X	DIN	Active
Read	L	L	H	H	High Z	Active

NOTE:

1. H = V_{IH} , L = V_{IL} , X = don't care.

2985 tbl 02



2985 drw 03

LCC
TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Mil.	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
P _T	Power Dissipation	1.0	1.0	W
I _{OUT}	DC Output Current	50	50	mA

NOTE: ^{2985 tbl 03}
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (T_A = +25°C, f = 1.0MHz, V_{CC} = 0V)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	7	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	7	pF

NOTE: ^{2985 tbl 04}
1. This parameter is determined by device characterization, but is not production tested.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE: ^{2985 tbl 05}
1. V_{IL} (min.) = -3.0V for pulse width less than 20ns, once per cycle

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V _{CC}
Military	-55°C to +125°C	0V	5V ± 10%
Commercial	0°C to +70°C	0V	5V ± 10%

^{2985 tbl 06}

DC ELECTRICAL CHARACTERISTICS

V_{CC} = 5.0V ± 10%

Symbol	Parameter	Test Condition	IDT7198S		IDT7198L		Unit	
			Min.	Max.	Min.	Max.		
I _{LI}	Input Leakage Current	V _{CC} = Max., V _{IN} = GND to V _{CC}	MIL.	—	10	—	5	μA
			COM'L.	—	5	—	2	
I _{LO}	Output Leakage Current	V _{CC} = Max., \overline{CS} = V _{IH} , V _{OUT} = GND to V _{CC}	MIL.	—	10	—	5	μA
			COM'L.	—	5	—	2	
V _{OL}	Output Low Voltage	I _{OL} = 10mA, V _{CC} = Min.			0.5	—	0.5	V
					—	0.4	—	
V _{OH}	Output High Voltage	I _{OH} = -4mA, V _{CC} = Min.	2.4		—	2.4	—	V

^{2985 tbl 07}

DC ELECTRICAL CHARACTERISTICS⁽¹⁾

(V_{CC} = 5V ± 10%, V_{LC} = 0.2V, V_{HC} = V_{CC} - 0.2V)

Symbol	Parameter	Power	7198S15 7198L15		7198S20 7198L20		7198S25 7198L25		7198S35 7198L35		7198S45 7198L45		7198S55/70 7198L55/70		7198S85 7198L85		Unit
			Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	
I _{CC1}	Operating Power Supply Current, \overline{CS}_1 and $\overline{CS}_2 \leq V_{IL}$. Outputs Open V _{CC} = Max., f = 0 ⁽²⁾	S	100	—	100	105	100	105	100	105	—	105	—	105	—	105	mA
		L	75	—	70	80	70	80	70	80	—	80	—	80	—	80	
I _{CC2}	Dynamic Operating Current, \overline{CS}_1 and $\overline{CS}_2 \leq V_{IL}$. Outputs Open V _{CC} = Max., f = f _{MAX} ⁽²⁾	S	135	—	130	160	125	155	125	140	—	140	—	140	—	140	mA
		L	125	—	115	130	105	120	105	115	—	110	—	110	—	105	
I _{SB}	Standby Power Supply Current (TTL Level). \overline{CS}_1 or $\overline{CS}_2 \geq V_{IH}$. V _{CC} = Max., Outputs Open. f = f _{MAX} ⁽²⁾	S	60	—	55	70	50	60	45	50	—	50	—	50	—	50	mA
		L	45	—	40	50	35	40	30	35	—	35	—	35	—	35	
I _{SB1}	Full Standby Power Supply Current (CMOS Level) \overline{CS}_1 or $\overline{CS}_2 \geq V_{HC}$. V _{CC} = Max., V _{IN} ≥ V _{HC} or V _{IN} ≤ V _{LC} . f = 0 ⁽²⁾	S	20	—	15	25	15	20	15	20	—	20	—	20	—	20	mA
		L	1.5	—	0.5	1.5	0.5	1.5	0.5	1.5	—	1.5	—	1.5	—	1.5	

NOTES: 2985 tbl 06
1. All values are maximum guaranteed values
2. At f = f_{MAX} address and data inputs are cycling at the maximum frequency of read cycles of 1/t_{RC}. f = 0 means no input lines change.


DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L Version Only) V_{LC} = 0.2V, V_{HC} = V_{CC} - 0.2V

Symbol	Parameter	Test Condition	Min.	Typ. ⁽¹⁾ V _{CC} @		Max. V _{CC} @		Unit
				2.0V	3.0V	2.0V	3.0V	
V _{DR}	V _{CC} for Data Retention	—	2.0	—	—	—	—	V
I _{CCDR}	Data Retention Current	MIL. COM'L.	— —	10 10	15 15	600 150	900 225	μA
t _{CDR} ⁽³⁾	Chip Deselect to Data Retention Time	\overline{CS}_1 or $\overline{CS}_2 \geq V_{HC}$ V _{IN} ≥ V _{HC} or ≤ V _{LC}	0	—	—	—	—	ns
t _R ⁽³⁾	Operation Recovery Time		t _{RC} ⁽²⁾	—	—	—	—	ns
I _{LI} ⁽³⁾	Input Leakage Current		—	—	—	2	2	μA

NOTES: 2985 tbl 09
1. T_A = +25° C.
2. t_{RC} = Read Cycle Time
3. This parameter is guaranteed by device characterization but is not production tested.

LOW V_{CC} DATA RETENTION WAVEFORM



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2985 tbl 10




Figure 1. AC Test Load




Figure 2. AC Test Load
(for tCLZ1,2, tOLZ, tCHZ1,2, tOHZ, tOH and tWHZ)

*Includes scope and jig capacitances

AC ELECTRICAL CHARACTERISTICS (VCC = 5.0V ± 10%, All Temperature Ranges)


Symbol	Parameter	7198S15 ⁽¹⁾ /20 7198L15 ⁽¹⁾ /20		7198S25 7198L25		7198S35/45 ⁽²⁾ 7198L35/45 ⁽²⁾		7198S55 ⁽²⁾ 7198L55 ⁽²⁾		7198S70 ⁽²⁾ 7198L70 ⁽²⁾		7198S85 ⁽²⁾ 7198L85 ⁽²⁾		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle														
tRC	Read Cycle Time	15/20	—	25	—	35/45	—	55	—	70	—	85	—	ns
tAA	Address Access Time	—	15/19	—	25	—	35/45	—	55	—	70	—	85	ns
tACS1,2	Chip Select-1,2 Access Time ⁽³⁾	—	15/20	—	25	—	35/45	—	55	—	70	—	85	ns
tCLZ1,2	Chip Select-1,2 to Output in Low Z ⁽⁴⁾	5	—	5	—	5	—	5	—	5	—	5	—	ns
tOE	Output Enable to Output Valid	—	8/9	—	11	—	20/25	—	35	—	45	—	55	ns
tOLZ	Output Enable to Output in Low Z ⁽⁴⁾	5	—	5	—	5	—	5	—	5	—	5	—	ns
tCHZ1,2	Chip Select 1,2 to Output in High Z ⁽⁴⁾	—	7/8	—	10	—	14	—	20	—	25	—	30	ns
tCHZ	Output Disable to Output in High Z ⁽⁴⁾	—	7/8	—	9	—	15	—	20	—	25	—	30	ns
tOH	Output Hold from Address Change	5	—	5	—	5	—	5	—	5	—	5	—	ns
tPU	Chip Select to Power Up Time ⁽⁴⁾	0	—	0	—	0	—	0	—	0	—	0	—	ns
tPD	Chip Deselect to Power Down Time ⁽⁴⁾	—	15/20	—	25	—	35/45	—	55	—	70	—	85	ns

NOTES:


- 0° to +70°C temperature range only.
- 55°C to +125°C temperature range only.
- Both chip selects must be active low for the device to be selected.
- This parameter is guaranteed by device characterization but is not production tested.

2985 tbl 11


TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾



TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)



TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)



NOTES:

1. WE is HIGH for READ cycle.
2. Device is continuously selected, $\overline{CS}_1 = V_{IL}$, $\overline{CS}_2 = V_{IL}$.
3. Address valid prior to or coincident with \overline{CS}_1 and/or \overline{CS}_2 transition low.
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 200mV$ from steady state voltage.

AC ELECTRICAL CHARACTERISTICS (VCC = 5.0V ± 10%, All Temperature Ranges)


Symbol	Parameter	7198S15 ⁽¹⁾ /20		7198S25		7198S35/45 ⁽²⁾		7198S55 ⁽²⁾		7198S70 ⁽²⁾		7198S85 ⁽²⁾		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle														
tWC	Write Cycle Time	14/17	—	20	—	30/40	—	50	—	60	—	75	—	ns
tCW1,2	Chip Select to End-of-Write ⁽³⁾	14/17	—	20	—	25/35	—	50	—	60	—	75	—	ns
tAW	Address Valid to End-of-Write	14/17	—	20	—	25/35	—	50	—	60	—	75	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	0	—	0	—	ns
tWP	Write Pulse Width	14/17	—	20	—	25/35	—	50	—	60	—	75	—	ns
tWR1,2	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	0	—	ns
tWHZ	Write Enable to Output in High-Z ⁽⁴⁾	—	5/6	—	7	—	10/15	—	25	—	30	—	40	ns
tdW	Data Valid to End-of-Write	10	—	13	—	15/20	—	25	—	30	—	35	—	ns
tdH	Data Hold Time	0	—	0	—	0	—	0	—	0	—	0	—	ns
tOW	Output Active from End-of-Write ⁽⁴⁾	5	—	5	—	5	—	5	—	5	—	5	—	ns

NOTES:

- 0° to +70°C temperature range only.
- 55°C to +125°C temperature range only.
- Both chip selects must be active low for the device to be selected.
- This parameter is guaranteed by device characterization but is not production tested.

2985 tbl 12

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (\overline{WE} CONTROLLED TIMING)^(1, 2, 3, 7)




2985 drw 10

NOTES:

- \overline{WE} , \overline{CS}_1 or \overline{CS}_2 must be HIGH during all address transitions.
- A write occurs during the overlap (tWP) of a LOW \overline{WE} , a low \overline{CS}_1 and a LOW \overline{CS}_2 .
- tWR is measured from the earlier of \overline{CS}_1 , \overline{CS}_2 or \overline{WE} going HIGH to the end of the write cycle.
- During this period, the I/O pins are in the output state, and input signals must not be applied.
- If the \overline{CS} low transition occurs simultaneously with or after the \overline{WE} low transition, outputs remain in the high-impedance state.
- Transition is measured $\pm 200mV$ from steady state.
- If \overline{OE} is LOW during a \overline{WE} controlled write cycle, the write pulse width must be the larger of tWP or $(tWHZ + tdW)$ to allow the I/O drivers to turn off and data to be placed on the required tOW . If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified tWP .

TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} CONTROLLED TIMING)⁽¹⁾



2985 drw 11

- NOTES:**
1. \overline{WE} , \overline{CS}_1 or \overline{CS}_2 must be HIGH during all address transitions.
 2. A write occurs during the overlap (t_{WR}) of a LOW \overline{WE} , a LOW \overline{CS}_1 and a LOW \overline{CS}_2 .
 3. t_{WR} is measured from the earlier of \overline{CS}_1 , \overline{CS}_2 or \overline{WE} going HIGH to the end of the write cycle.
 4. During this period, the I/O pins are in the output state, and input signals must not be applied.
 5. If the \overline{CS} low transition occurs simultaneously with or after the \overline{WE} low transition, outputs remain in the high-impedance state.
 6. Transition is measured $\pm 200mV$ from steady state.
 7. If \overline{OE} is LOW during a \overline{WE} controlled write cycle, the write pulse width must be the larger of t_{WR} or ($t_{WR} + t_{DW}$) to allow the I/O drivers to turn off and data to be placed on the required t_{DW} . If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WR} .

ORDERING INFORMATION

IDT7198	X	XX	X	X	
Device Type	Power	Speed	Package	Process/ Temperature Range	
					Blank Commercial (0°C to +70°C)
					B Military (-55°C to +125°C) Compliant to MIL-STD-883, Class B
					D 300 mil Ceramic DIP (D24-1)
					P 300 mil Plastic DIP (P24-1)
					L Leadless Chip Carrier (L28-2)
					Y Small Outline IC, J-Bend (SO24-4)
					E CERPACK (E24-1)
					15 Commercial Only
					20
					25
					35
					45 Military Only
					55 Military Only
					70 Military Only
					85 Military Only
					S Standard Power
					L Low Power

} Speed in nanoseconds

2985 drw 12