

CMOS STATIC RAMS 64K (16K x 4-BIT)

Added Chip Select and Output Controls

IDT7198S IDT7198L

FEATURES:

- Fast Output Enable (OE) pin available for added system flexibility
- Multiple Chip Selects (CS1, CS2) simplify system design and operation
- High speed (equal access and cycle times)
 - Military: 20/25/35/45/55/70/85ns (max.)
 - Commercial: 15/20/25/35ns (max.)
- · Low power consumption
- Battery back-up operation—2V data retention (L version only)
- 24-pin CERDIP, 24-pin plastic DIP, high-density 28-pin leadless chip carrier, 24-pin SOJ and CERPACK
- Produced with advanced CMOS technology
- · Bidirectional data inputs and outputs
- · Inputs/outputs TTL-compatible
- · Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT7198 is a 65,536 bit high-speed static RAM organized as 16K x 4. It is fabricated using IDT's high-perfor-

mance, high-reliability technology—CMOS. This state-of-theart technology, combined with innovative circuit design techniques, provides a cost effective approach for memory intensive applications. Timing parameters have been specified to meet the speed demands of the IDT79R3000 RISC processors.


Access times as fast as 15ns are available. The IDT7198 offers a reduced power standby mode, ISB1, which is activated when \overline{CS}_1 or \overline{CS}_2 goes high. This capability decreases power, while enhancing system reliability. The low-power version (L)also offers a battery backup data retention capability where the circuit typically consumes only $30\mu W$ when operating from a 2V battery.

All inputs and outputs are TTL-compatible and operate from a single 5 volt supply.

The IDT7198 is packaged in either a 24-pin ceramic DIP, 24-pin plastic DIP, 28-pin leadless chip carrier, 24-pin SOJ and 24-pin CERPACK.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MEMORY CONTROL

The IDT7198 64K high-speed CEMOS static RAM incorporates two additional memory control features (an extra chip select and an output enable pin) which offer additional benefits in many system memory applications.

The dual chip select feature ($\overline{CS1}$, $\overline{CS2}$) now brings the convenience of improved system speeds to the large memory designer by reducing the external logic required to perform decoding.


Both chip selects, Chip Select 1 (\overline{CS}_1) and Chip Select 2 (\overline{CS}_2), must be in the active-low state to select the memory. If either chip select is pulled high, the memory will be deselected and remain in the standby mode.

PIN DESCRIPTIONS


Name	Description
A0-A13	Address Inputs
CS ₁	Chip Select 1
CS ₂	Chip Select 2
WE	Write Enable
ŌĔ	Output Enable
I/O0-I/O3	Data I/O
Vcc	Power
GND	Ground

2985 tbl 01

PIN CONFIGURATIONS



DIP/SOJ/CERPACK TOP VIEW



TRUTH TABLE(1)

Mode	CS ₁	CS ₂	WE	OE	I/O	Power
Standby	Н	Х	Х	Х	High Z	Standby
Standby	X	H	Х	Х	High Z	Standby
Read	L	L	Н	L	Dout	Active
Write	L	L	L	Х	Din	Active
Read	L	L	Н	Н	High Z	Active

NOTE:

1. $H = V_{IH}, L \neq V_{IL}, X = don't care$

2985 tbl 02

6

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
TA	Operating Temperature	0 to +70	-55 to +125	ů
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ů
Tstg	Storage Temperature	-55 to +125	-65 to +150	ô
PT	Power Dissipation	1.0	1.0	W
lout	DC Output Current	50	50	mA

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = $+25^{\circ}$ C, f = 1.0MHz, Vcc = 0V)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	V1N = 0V	7	ρF
Соит	Output Capacitance	Vout = 0V	7	pF

NOTE:

2985 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2		6.0	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	8.0	٧

NOTE:

2985 tbi 03

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	–55°C to +125°C	ov	5V ± 10%
Commercial	0°C to +70°C	0V	5V ± 10%

2985 tbl 06

DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$

			IDT7	1985	IDT7			
Symbol	Parameter	Test Condition	Min.	Max.	Min.	Max.	Unit	
[lu]	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	MIL. COM'L.	1 1	10 5	_	5 2	μА
lro	Output Leakage Current	VCC = Max., \overline{CS} = ViH, MIL. VOUT = GND to VCC COM'L.		<u>-</u>	10 5	_	5 2	μА
Vol	Output Low Voltage	IOL = 10mA, VCC = Min.			0.5		0.5	٧
		IoL = 8mA, Vcc = Min.		ı	0.4	-	0.4	
Vон	Output High Voltage	IOH = -4mA, VCC = Min.		2.4	_	2.4	_	٧

2985 tbl 07

This parameter is determined by device characterization, but is not production tested.

^{1.} Vil. (min.) = -3.0V for pulse width less than 20ns, once per cycle.

6

2985 tbl 06

DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$

			7198 7198			8520 8L20		8S25 8L25		8S35 8L35		BS45 BL45		355/70 -55/70	7198 7198		
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'i.	Mil.	Com'l.	Mil.	Unit
ICC1	Operating Power Supply Current, CS1 and	s	100	-	100	105	100	105	100	105	_	105	_	105	_	105	mA
	$\overline{CS}_2 \le VIL$, Outputs Open $VCC = Max$, $f = 0^{(2)}$	L	75	-	70	80	70	80	70	80		80	_	80	_	80	
ICC2	Dynamic Operating Current, CS1 and	S	135	_	130	160	125	155	125	140	_	140		140	_	140	mA
	CS2 ≤ VIL, Outputs Open VCC = Max., f = fMax ⁽²⁾	L	125	_	115	130	105	120	105	115	_	110		110	_	105	
ISB	Standby Power Supply Current (TTL Level). CS1	S	60		55	70	50	60	45	50	_	50		50		50	mA
	or $\overline{CS}_2 \ge V_{IH}$, $V_{CC} = Max$. Outputs Open, $f = f_{MAX}^{(2)}$	L	45	_	40	50	35	40	30	35	_	35		35	ļ	35	
IsB:	Full Standby Power Supply Current (CMOS	S	20		15	25	15	20	15	20	_	20	_	20		20	mA
	Level) \overline{CS}_1 or $\overline{CS}_2 \ge V_{HC}$, $V_{CC} = Max.$, $V_{IN} \ge V_{HC}$ or $V_{IN} \le V_{LC}$, $f = 0^{(2)}$	L	1.5	_	0.5	1.5	0.5	1.5	0.5	1.5	_	1.5	1	1.5	_	1.5	

NOTES:

1. All values are maximum guaranteed values

2. At f = fmax address and data inputs are cycling at the maximum frequency of read cycles of 1/tnc. f = 0 means no input lines change.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES


(L Version Only) VLC = 0.2V, VHC = VCC - 0.2V

						p. ⁽¹⁾ cc @		lax. c @	
Symbol	Parameter	Test Condition		Min.	2.0v	3.0V	2.0V	3.0V	Unit
VDR	Vcc for Data Retention	_		2.0			_	_	٧
ICCOR	Data Retention Current		MIL. COM'L.		10 10	15 15	600 150	900 225	μА
tcda ⁽³⁾	Chip Deselect to Data Retention Time	CS1 or CS2 VIN ≥ VHC o		0	_	_	_	-	ns
tR ⁽³⁾	Operation Recovery Time		ĺ	tnc ⁽²⁾	_		_		ns
LI ⁽³⁾	Input Leakage Current		ĺ	_		_	2	2	μΑ

NOTES:

- 1. TA = +25°C.
- 2. tRc = Read Cycle Time.
- 3. This parameter is guaranteed by device characterization but is not production tested.

LOW Vcc DATA RETENTION WAVEFORM



6.6

2985 tbl 09

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2985 tbl 10




Figure 1. AC Test Load




Figure 2. AC Test Load (for tCLZ1, 2, tOLZ, tCHZ1, 2, tOHZ, tOHZ, tOHZ)

*Includes scope and jig capacitances

AC ELECTRICAL CHARACTERISTICS (Vcc = $5.0V \pm 10\%$, All Temperature Ranges)

			7198S15 ⁽¹⁾ /20 7198L15 ⁽¹⁾ /20		7198S25 7198L25		35/45 ⁽²⁾ 35/45 ⁽²⁾	7198 7198	S55 ⁽²⁾ L55 ⁽²⁾		S70 ⁽²⁾ L70 ⁽²⁾		S85 ⁽²⁾ L85 ⁽²⁾	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read C	ycle													
trc	Read Cycle Time	15/20	_	25	_	35/45		55	_	70	_	85	_	ns
taa	Address Access Time	_	15/19	_	25	_	35/45		55	_	70		85	ns
tACS1,2	Chip Select-1,2 Access Time ⁽³⁾	_	15/20	_	25	_	35/45	_	55	_	70	_	85	ns
tCLZ1,2	Chip Select-1,2 to Output in Low Z ⁽⁴⁾	5	_	5	_	5	_	5	_	5	— ,	5	_	ns
t OE	Output Enable to Output Valid	_	8/9	-	11	_	20/25	-	35		45	_	55	ns
tolz	Output Enable to Output in Low Z ⁽⁴⁾	5	_	5	_	5	_	5	_	5	_	5	_	ns
tCHZ1,2	Chip Select 1,2 to Output in High Z ⁽⁴⁾		7/8	_	10	_	14	_	20	-	25	1	30	ns
tonz	Output Disable to Output in High Z ⁽⁴⁾	_	7/8	_	9	_	15		20	_	25		30	ns
tон	Output Hold from Address Change	5	_	5	_	5	_	5	_	5	_	5	_	ns
t PU	Chip Select to Power Up Time ⁽⁴⁾	0	_	0		0	-	0	_	0	_	0		ns
tPD	Chip Deselect to Power Down Time ⁽⁴⁾	_	15/20	_	25	_	35/45		55	_	70	_	85	ns

NOTES:


- 1. 0° to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. Both chip selects must be active low for the device to be selected.
- 4. This parameter is guaranteed by device characterization but is not production tested.

2985 tbl 11


6.6 5

6


TIMING WAVEFORM OF READ CYCLE NO. 1(1)



TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)



TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)



NOTES:

- 1. WE is HIGH for READ cycle.
- 2. Device is continuously selected, $\overline{CS}_1 = V_{IL}$, $\overline{CS}_2 = V_{IL}$.
- 3. Address valid prior to or coincident with CS1 and or CS2 transition low.
- 4. OE = VIL.
- 5. Transition is measured ±200mV from steady state voltage.

AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)


		7198S 7198L	7198S15 ⁽¹⁾ /20 7198L15 ⁽¹⁾ /20		7198S25 7198L25		7198S35/45 ⁽²⁾ 7198L35/45 ⁽²⁾		S55 ⁽²⁾ L55 ⁽²⁾	7198S70 ⁽²⁾ 7198L70 ⁽²⁾		7198S85 ⁽²⁾ 7198L85 ⁽²⁾		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write C	ycle													
twc	Write Cycle Time	14/17		20	_	30/40	_	50		60		75		ns
tCW1,2	Chip Select to End-of-Write ⁽³⁾	14/17		20	_	25/35	_	50	_	60	_	75	_	ns
taw	Address Valid to End-of-Write	14/17	_	20	_	25/35		50	_	60		75	_	ns
tas	Address Set-up Time	0	_	0	_	0	_	0	_	0	_	0		ns
twp	Write Pulse Width	14/17	_	20	_	25/35	_	50	_	60	-	75	_	ns
tWR1,2	Write Recovery Time	0	_	0	_	0		0	_	0		0	_	ns
tw∺z	Write Enable to Output in High-Z ⁽⁴⁾	-	5/6	_	7	_	10/15	_	25	_	30	_	40	ns
tow	Data Valid to End-of-Write	10	-	13	_	15/20	_	25		30		35	_	ns
tDH	Data Hold Time	0	_	0	_	0	_	0	_	0		0	_	ns
tow	Output Active from End-of-Write ⁽⁴⁾	5	_	5	_	5		5	_	5	_	5		ns

NOTES:

2985 tbl 12

- 1. 0° to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. Both chip selects must be active low for the device to be selected.
- 4. This parameter is guaranteed by device characterization but is not production tested.


TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 7)



NOTES:

- WE, CS1 or CS2 must be HIGH during all address transitions.
- 2. A write occurs during the overlap (twp) of a LOW WE, a low CS1 and a LOW CS2.
- 3. twn is measured from the earlier of CS1, CS2 or WE going HIGH to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS low transition occurs simultaneously with or after the WE low transition, outputs remain in the high-impedance state.
- 6. Transition is measured ±200mV from steady state.
- 7. If \overline{OE} is LOW during a \overline{WE} controlled write cycle, the write pulse width must be the larger of twp or (twnz + tow) to allow the I/O drivers to turn off and data to be placed on the required tow. If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1)



NOTES:

- WE, CS1 or CS2 must be HIGH during all address transitions.
- A write occurs during the overlap (twe) of a LOW WE, a LOW CS1 and a LOW CS2.
 twn is measured from the earlier of CS1, CS2 or WE going HIGH to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied
- If the CS low transition occurs simultaneously with or after the WE low transition, outputs remain in the high-impedance state.
- Transition is measured ±200mV from steady state.
- If \overline{OE} is LOW during a \overline{WE} controlled write cycle, the write pulse width must be the larger of twp or (twHZ + tow) to allow the I/O drivers to turn off and data to be placed on the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twe.

ORDERING INFORMATION

