

## TC74HC374AP/AF/AFW TC74HC534AP/AF

### Octal D-Type Flip-Flop with 3-State Output TC74HC374 Non-Inverted TC74HC534 Inverted

The TC74HC374A and TC74HC534A are high speed CMOS OCTAL FLIP-FLOP with 3-STATE OUTPUT fabricated with silicon gate C<sup>2</sup>MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

These 8-bit D-type latches are controlled by a clock input (CK) and a output enable input (OE).



When OE input is high, the eight outputs are in a high impedance state.

The TC74HC374A has non-inverting output, and the TC74HC534A has inverting outputs.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

#### Features


- High Speed:  $f_{MAX} = 77\text{MHz(Typ.)}$  at  $V_{CC} = 5\text{V}$
- Low Power Dissipation:  $I_{CC} = 4\mu\text{A(Max.)}$  at  $T_a = 25^\circ\text{C}$
- High Noise Immunity:  $V_{NIH} = V_{NIL} = 28\% V_{CC}(\text{Min.})$
- Output Drive Capability: 15 LSTTL Loads
- Symmetrical Output Impedance:  $|I_{OH}| = I_{OL} = 6\text{mA}(\text{Min.})$
- Balanced Propagation Delays:  $t_{OLH} = t_{PHL}$
- Wide Operating Voltage Range:  $V_{CC}(\text{opr}) = 2\text{V}-6\text{V}$
- Pin and Function Compatible with 74LS374/534



#### Truth Table


Inputs			Outputs	
OE	CK	D	Q(HC374A)	Q̄(HC534A)
H	X	X	Z	Z
L	↺	X	Q <sub>n</sub>	Q̄ <sub>n</sub>
L	↗	L	L	H
L	↗	H	H	L

X: Don't Care  
Z: High Impedance  
Q<sub>n</sub> (Q̄<sub>n</sub>): No Change




IEC Logic Symbol

TC74HC374A



TC74HC534A



Logic Diagram

## Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply Voltage Range	$V_{CC}$	-0.5 - 7	V
DC Input Voltage	$V_{IN}$	-0.5 - $V_{CC}+0.5$	V
DC Output Voltage	$V_{OUT}$	-0.5 - $V_{CC}+0.5$	V
Input Diode Current	$I_{IK}$	$\pm 20$	mA
Output Diode Current	$I_{OK}$	$\pm 20$	mA
DC Output Current	$I_{OUT}$	$\pm 35$	mA
DC $V_{CC}$ /Ground Current	$I_{CC}$	$\pm 75$	mA
Power Dissipation	$P_D$	500(DIP)*180(MFP)	mW
Storage Temperature	$T_{stg}$	-65 - 150	°C
Lead Temperature 10sec	$T_L$	300	°C

\*500mW in the range of  $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$ . From  $T_a = 65^\circ\text{C}$  to  $85^\circ\text{C}$  a derating factor of  $-10\text{mW}/^\circ\text{C}$  shall be applied until 300mW.

## Recommended Operating Conditions

Parameter	Symbol	Value	Unit
Supply Voltage	$V_{CC}$	2 - 6	V
Input Voltage	$V_{IN}$	0 - $V_{CC}$	V
Output Voltage	$V_{OUT}$	0 - $V_{CC}$	V
Operating Temperature	$T_{opr}$	-40 - 85	°C
Input Rise and Fall Time	$t_r, t_f$	0 - 1000( $V_{CC} = 2.0\text{V}$ ) 0 - 500( $V_{CC} = 4.5\text{V}$ ) 0 - 400( $V_{CC} = 6.0\text{V}$ )	ns

## DC Electrical Characteristics

Parameter	Symbol	Test Condition	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim 85^\circ\text{C}$		Unit		
			$V_{CC}$	Min.	Typ.	Max.	Min.		Max.	
High-Level Input Voltage	$V_{IH}$	-	2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	$V_{IL}$	-	2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	$V_{OH}$	$V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
			$I_{OH} = -6\text{mA}$ $I_{OH} = -7.8\text{mA}$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
Low-Level Output Voltage	$V_{OL}$	$V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
			$I_{OL} = 6\text{mA}$ $I_{OL} = 7.8\text{mA}$	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
3-State Output Off-State Current	$I_{OZ}$	$V_{IN} = V_{IH}$ or $V_{IL}$ $V_{OUT} = V_{CC}$ or GND	6.0	-	-	$\pm 0.5$	-	$\pm 5.0$	$\mu\text{A}$	
Input Leakage Current	$I_{IN}$	$V_{IN} = V_{CC}$ or GND	6.0	-	-	$\pm 0.1$	-	$\pm 1.0$		
Quiescent Supply Current	$I_{CC}$	$V_{IN} = V_{CC}$ or GND	60	-	-	4.0	-	40.0		

Timing Requirements (Input  $t_r = t_f = 6ns$ )

Parameter	Symbol	Test Condition	Ta = 25°C			Ta = -40 ~ 85°C		Unit
			V <sub>CC</sub>	Typ.	Limit	Limit		
Minimum Pulse Width (CK)	$t_{W(CK)}$	-	2.0	-	75	95		ns
			4.5	-	15	19		
			6.0	-	13	16		
Minimum Setup Time (Dn)	$t_s$	-	2.0	-	75	95		
			4.5	-	15	19		
			6.0	-	13	16		
Minimum Hold Time (Dn)	$t_h$	-	2.0	-	0	0		
			4.5	-	0	0		
			6.0	-	0	0		
Clock Frequency	f	-	2.0	-	6	5		MHz
			4.5	-	31	25		
			6.0	-	36	29		

AC Electrical Characteristics (Input  $t_r = t_f = 6ns$ )

Parameter	Symbol	Test Condition	Ta = 25°C			Ta = -40 ~ 85°C		Unit		
			CL	V <sub>CC</sub>	Min.	Typ.	Max.		Min.	Max.
Output Transition Time	$t_{TLH}$ $t_{THL}$	-	50	2.0	-	20	60	-	75	ns
				4.5	-	6	12	-	15	
				6.0	-	5	10	-	13	
Propagation Delay Time (CK-Q, $\bar{Q}$ )	$t_{PLH}$	-	50	2.0	-	45	140	-	175	
				4.5	-	15	28	-	35	
				6.0	-	13	24	-	30	
	$t_{PHL}$	-	150	2.0	-	60	190	-	240	
				4.5	-	12	38	-	48	
				6.0	-	17	32	-	41	
Output Enable Time	$t_{pZL}$ $t_{pZH}$	$R_L = 1K\Omega$	50	2.0	-	39	135	-	170	
				4.5	-	13	37	-	34	
				6.0	-	11	23	-	29	
			150	2.0	-	54	185	-	220	
				4.5	-	18	37	-	44	
				6.0	-	15	31	-	37	
Output Disable Time	$t_{pLZ}$ $t_{pHZ}$	$R_L = 1K\Omega$	50	2.0	-	30	135	-	170	
				4.5	-	13	37	-	34	
				6.0	-	12	23	-	29	
Maximum Clock Frequency	$f_{MAX}$	-	50	2.0	6	18	-	5	-	
				4.5	31	75	-	25	-	
				6.0	36	90	-	29	-	
			150	2.0	4	16	-	3	-	
				4.5	22	54	-	17	-	
				6.0	26	63	-	20	-	
Input Capacitance	$C_{IN}$	-	-	-	5	10	-	10	pF	
Output Capacitance	$C_{OUT}$	-	-	-	10	-	-	-		
Power Dissipation Capacitance	$C_{PD}(1)$	-	-	-	47	-	-	-		

Note (1)  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(oper)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8(\text{per Flip-Flop})$$

And the total  $C_{PD}$  when n pcs. of F/F operate can be gained by the following equation:

$$C_{PD}(\text{total}) = 30 + 17 \cdot n$$