

*Advance Information*  
**16M CMOS Wide DRAM Family**  
**Fast Page Mode, x16 and x18**

The family of 16M Dynamic RAMs is fabricated using 0.55μ CMOS high-speed silicon-gate process technology. It includes devices organized as 1,048,576 sixteen- and eighteen-bit words. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The x16 and x18 devices with 4096 cycle refresh (MCM516160A and MCM516180A) require 12 address lines (12 rows, 8 columns), while the x16 and x18 devices with 1024 cycle refresh (MCM518160A and MCM518180A) require only 10 address lines (10 rows, 10 columns).

These devices are packaged in a standard 400 mil J-lead small outline package (SOJ) and a standard 400 mil thin-small-outline package (TSOP).

- Single 5 V ± 10% Power Supply
- Three-State Data Outputs, x16 and x18 Configurations
- Fast Page Mode
- TTL-Compatible Inputs and Outputs
- $\overline{\text{RAS}}$ -Only Refresh
- $\overline{\text{CAS}}$  Before  $\overline{\text{RAS}}$  Refresh
- Hidden Refresh
- 4096 Cycle Refresh:
  - MCM516160A and MCM516180A = 64 ms
- 1024 Cycle Refresh:
  - MCM518160A and MCM518180A = 16 ms
- Fast Access Time ( $t_{\text{RAC}}$ ):
  - MCM51xxxA-60 = 60 ns (Max)
  - MCM51xxxA-70 = 70 ns (Max)
- Low Active Power Dissipation:
  - MCM516160A-60 = 550 mW (Max)
  - MCM516160A-70 = 468 mW (Max)
  - MCM518160A-60 = 1018 mW (Max)
  - MCM518160A-70 = 853 mW (Max)
  - MCM516180A-60 = 605 mW (Max)
  - MCM516180A-70 = 523 mW (Max)
  - MCM518180A-60 = 1100 mW (Max)
  - MCM518180A-70 = 935 mW (Max)
- Low Standby Power Dissipation:
  - All Devices = 11 mW (Max, TTL Levels)
  - All Devices = 5.5 mW (Max, CMOS Levels)

**1M x 16**

**MCM516160A**  
 Fast Page Mode  
 4096 Cycle Refresh


**MCM518160A**  
 Fast Page Mode  
 1024 Cycle Refresh

**1M x 18**

**MCM516180A**  
 Fast Page Mode  
 4096 Cycle Refresh

**MCM518180A**  
 Fast Page Mode  
 1024 Cycle Refresh

**4**





**J PACKAGE**  
 400 MIL SOJ  
 CASE 986-01



**T PACKAGE**  
 400 MIL TSOP II  
 CASE 985-01

This document contains information on a new product. Specifications and information herein are subject to change without notice.

## PIN ASSIGNMENTS




\*4096 Cycle Refresh or 1024 Cycle Refresh (R Suffix = Row Address)

PIN NAMES			
A0 – A11	Address Input	LCAS	Column Address Strobe
DQ0 – DQ17	Data Input/Output	UCAS	Column Address Strobe
$\bar{G}$	Output Enable	VCC	Power Supply (+ 5 V)
$\bar{W}$	Read/Write Enable	VSS	Ground
$\bar{RAS}$	Row Address Strobe	NC	No Connection


# BLOCK DIAGRAMS

## MCM516160A BLOCK DIAGRAM 1M x 16, 4096 CYCLE REFRESH




4

**MCM518160A BLOCK DIAGRAM**  
**1M x 16, 1024 CYCLE REFRESH**




4

**MCM516180A BLOCK DIAGRAM**  
**1M x 18, 4096 CYCLE REFRESH**



**MCM518180A BLOCK DIAGRAM**  
**1M x 18, 1024 CYCLE REFRESH**



4

**ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	V <sub>CC</sub>	-0.5 to +7	V
Voltage Relative to V <sub>SS</sub> for Any Pin Except V <sub>CC</sub>	V <sub>in</sub> , V <sub>out</sub>	-0.5 to V <sub>CC</sub> + 0.5	V
Data Out Current	I <sub>out</sub>	50	mA
Soldering Temperature x Time	T <sub>solder</sub>	260 x 10	°C x s
Power Dissipation	P <sub>D</sub>	MCM516160A 950	mW
		MCM518160A 1100	
		MCM516180A 950	
		MCM518180A 1100	
Operating Temperature Range	T <sub>A</sub>	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

**DC OPERATING CONDITIONS AND CHARACTERISTICS**

(V<sub>CC</sub> = 5.0 V ± 10%, T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)

**RECOMMENDED OPERATING CONDITIONS** (All voltages referenced to V<sub>SS</sub>)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage (Operating Voltage Range)	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0	0	0	
Logic High Voltage, All Inputs	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> + 0.5*	V
Logic Low Voltage, All Inputs	V <sub>IL</sub>	-0.5**	—	0.8	V

\* V<sub>CC</sub> + 2.0 V at pulse width ≤ 20 ns.

\*\* -2.0 V at pulse width ≤ 20 ns.

**DC CHARACTERISTICS AND SUPPLY CURRENTS** (All voltages referenced to  $V_{SS}$ )

Characteristic	Symbol	MCM51xxxxA-60		MCM51xxxxA-70		Unit	Notes
		Min	Max	Min	Max		
$V_{CC}$ Power Supply Current ( $t_{RC} = t_{RC} \text{ Min}$ ) MCM516160A-xx MCM518160A-xx MCM516180A-xx MCM518180A-xx	$I_{CC1}$	—	100	—	85	mA	1, 2
		—	185	—	155		
$V_{CC}$ Power Supply Current (Standby) ( $\overline{RAS} = \overline{UCAS} = \overline{LCAS} = V_{IH}$ )	$I_{CC2}$	—	2	—	2	mA	
$V_{CC}$ Power Supply Current During $\overline{RAS}$ Only Refresh Cycles ( $\overline{UCAS} = \overline{LCAS} = V_{IH}$ , $t_{RC} = t_{RC} \text{ Min}$ ) MCM516160A-xx MCM518160A-xx MCM516180A-xx MCM518180A-xx	$I_{CC3}$	—	100	—	85		
		—	185	—	155		
$V_{CC}$ Power Supply Current During Fast Page Mode Cycle ( $\overline{RAS} = V_{IL}$ ) MCM516160A-xx MCM518160A-xx MCM516180A-xx MCM518180A-xx	$I_{CC4}$	—	90	—	80	mA	1, 2
		—	90	—	80		
$V_{CC}$ Power Supply Current (Standby) ( $\overline{RAS} = \overline{UCAS} = \overline{LCAS} = V_{CC} - 0.2 \text{ V}$ )	$I_{CC5}$	—	1	—	1	mA	
$V_{CC}$ Power Supply Current During $\overline{CAS}$ Before $\overline{RAS}$ Refresh Cycle ( $t_{RC} = t_{RC} \text{ Min}$ ) MCM516160A-xx MCM518160A-xx MCM516180A-xx MCM518180A-xx	$I_{CC6}$	—	100	—	85		
		—	185	—	155		
Input Leakage Current ( $0 \text{ V} \leq V_{in} \leq V_{CC}$ )	$I_{kg(I)}$	-10	10	-10	10	$\mu\text{A}$	
Output Leakage Current ( $0 \text{ V} \leq V_{out} \leq V_{CC}$ , Output Disable)	$I_{kg(O)}$	-10	10	-10	10		
Output High Voltage ( $I_{OH} = -5 \text{ mA}$ )	$V_{OH}$	2.4	—	2.4	—	V	
Output Low Voltage ( $I_{OL} = 4.2 \text{ mA}$ )	$V_{OL}$	—	0.4	—	0.4		

**NOTES:**

- Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.
- Address may be changed once or less while  $\overline{RAS} = V_{IL}$ . In the case of  $I_{CC4}$ , it can be changed once or less during  $t_{PC}$ .

**CAPACITANCE** ( $f = 1.0 \text{ MHz}$ ,  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5 \text{ V}$ , Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Max	Unit
Input Capacitance A0 - A11 $\overline{G}$ , $\overline{RAS}$ , $\overline{UCAS}$ , $\overline{LCAS}$ , $\overline{W}$	$C_{in}$	5	pF
		7	
Input/Output Capacitance ( $\overline{UCAS}$ , $\overline{LCAS} = V_{IH}$ to Disable Output)	$C_{out}$	7	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = I \Delta t / \Delta V$ .



## AC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V ± 10%, T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)

ALL DEVICES: READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

Parameter	Symbol		MCM5161x0A-60 MCM5181x0A-60		MCM5161x0A-70 MCM5181x0A-70		Unit	Notes
	Std	Alt	Min	Max	Min	Max		
Random Read or Write Cycle Time	t <sub>RELREL</sub>	t <sub>RC</sub>	110	—	130	—	ns	5
Read-Write Cycle Time	t <sub>RELREL</sub>	t <sub>RWC</sub>	155	—	180	—	ns	5
Access Time from RAS	t <sub>RELQV</sub>	t <sub>RAC</sub>	—	60	—	70	ns	6, 7
Access Time from CAS	t <sub>CELQV</sub>	t <sub>CAC</sub>	—	15	—	20	ns	6, 8
Access Time from Column Address	t <sub>AVQV</sub>	t <sub>AA</sub>	—	30	—	35	ns	6, 9
Access Time from Precharge CAS	t <sub>CEHQV</sub>	t <sub>CPA</sub>	—	35	—	40	ns	6
CAS to Output in Low-Z	t <sub>CELQX</sub>	t <sub>CLZ</sub>	0	—	0	—	ns	6
Output Buffer and Turn-Off Delay	t <sub>CEHQZ</sub>	t <sub>OFF</sub>	0	15	0	15	ns	10
Transition Time (Rise and Fall)	t <sub>T</sub>	t <sub>T</sub>	3	50	3	50	ns	
RAS Precharge Time	t <sub>REHREL</sub>	t <sub>RP</sub>	40	—	50	—	ns	
RAS Pulse Width	t <sub>RELREH</sub>	t <sub>RAS</sub>	60	10 k	70	10 k	ns	
RAS Hold Time	t <sub>CELREH</sub>	t <sub>RSH</sub>	15	—	20	—	ns	
CAS Hold Time	t <sub>RELCEH</sub>	t <sub>CSH</sub>	60	—	70	—	ns	
CAS Pulse Width	t <sub>CELCEH</sub>	t <sub>CAS</sub>	15	10 k	20	10 k	ns	
RAS to CAS Delay Time	t <sub>RELCEL</sub>	t <sub>RCD</sub>	20	45	20	50	ns	11
RAS to Column Address Delay Time	t <sub>RELAV</sub>	t <sub>RAD</sub>	15	30	15	35	ns	12
CAS to RAS Precharge Time	t <sub>CEHREL</sub>	t <sub>CRP</sub>	5	—	5	—	ns	
CAS Precharge Time	t <sub>CEHCEL</sub>	t <sub>CP</sub>	10	—	10	—	ns	
Row Address Setup Time	t <sub>AVREL</sub>	t <sub>ASR</sub>	0	—	0	—	ns	
Row Address Hold Time	t <sub>RELAX</sub>	t <sub>RAH</sub>	10	—	10	—	ns	
Column Address Setup Time	t <sub>AVCEL</sub>	t <sub>ASC</sub>	0	—	0	—	ns	
Column Address Hold Time	t <sub>CELAX</sub>	t <sub>CAH</sub>	10	—	15	—	ns	
Column Address to RAS Lead Time	t <sub>AVREH</sub>	t <sub>RAL</sub>	30	—	35	—	ns	
Read Command Setup Time	t <sub>WHCEL</sub>	t <sub>RCS</sub>	0	—	0	—	ns	
Read Command Hold Time Referenced to CAS	t <sub>CEHWX</sub>	t <sub>RCH</sub>	0	—	0	—	ns	13

NOTES:

(continued)

1. V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
2. An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
4. AC measurements t<sub>T</sub> = 5.0 ns.
5. The specification for t<sub>RC</sub> (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T<sub>A</sub> ≤ 70°C) is ensured.
6. Measured with a current load equivalent to 2 TTL (−200 μA, +4 mA) loads and 100 pF with the data output trip points set at V<sub>OH</sub> = 2.0 V and V<sub>OL</sub> = 0.6 V.
7. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max).
8. Assumes that t<sub>RCD</sub> ≥ t<sub>RCD</sub> (max).
9. Assumes that t<sub>RAD</sub> ≥ t<sub>RAD</sub> (max).
10. t<sub>OFF</sub> (max) and/or t<sub>GZ</sub> (max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
11. Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
12. Operation within the t<sub>RAD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RAD</sub> (max) is specified as a reference point only; if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max), then access time is controlled exclusively by t<sub>AA</sub>.
13. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.

ALL DEVICES: READ, WRITE, AND READ-WRITE CYCLES (Continued)


Parameter	Symbol		MCM5161x0A-60 MCM5181x0A-60		MCM5161x0A-70 MCM5181x0A-70		Unit	Notes
	Std	Alt	Min	Max	Min	Max		
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	$t_{\text{REHWX}}$	$t_{\text{RRH}}$	0	—	0	—	ns	13
Write Command Hold Time Referenced to $\overline{\text{CAS}}$	$t_{\text{CELWH}}$	$t_{\text{WCH}}$	10	—	15	—	ns	
Write Command Pulse Width	$t_{\text{WLWH}}$	$t_{\text{WP}}$	10	—	15	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	$t_{\text{WLREH}}$	$t_{\text{RWL}}$	15	—	20	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	$t_{\text{WLCEH}}$	$t_{\text{CWL}}$	15	—	20	—	ns	
Data In Setup Time	$t_{\text{DVCEL}}$	$t_{\text{DS}}$	0	—	0	—	ns	14
Data In Hold Time	$t_{\text{CELDX}}$	$t_{\text{DH}}$	10	—	15	—	ns	14
Refresh Period	MCM516xxxA MCM518xxxA	$t_{\text{RVRV}}$ $t_{\text{RFSH}}$	— —	64 16	— —	64 16	ms	
Write Command Setup Time	$t_{\text{WLCEL}}$	$t_{\text{WCS}}$	0	—	0	—	ns	15
$\overline{\text{CAS}}$ to Write Delay	$t_{\text{CELWL}}$	$t_{\text{CWD}}$	40	—	45	—	ns	15
$\overline{\text{RAS}}$ to Write Delay	$t_{\text{RELWL}}$	$t_{\text{RWD}}$	85	—	95	—	ns	15
Column Address to Write Delay	$t_{\text{AVWL}}$	$t_{\text{AWD}}$	55	—	60	—	ns	15
$\overline{\text{CAS}}$ Precharge to Write Delay	$t_{\text{CEHWL}}$	$t_{\text{CPWD}}$	60	—	65	—	ns	15
$\overline{\text{CAS}}$ Setup Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh	$t_{\text{CELCEL}}$	$t_{\text{CSR}}$	5	—	5	—	ns	
$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh	$t_{\text{RELCEH}}$	$t_{\text{CHR}}$	10	—	15	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Active Time	$t_{\text{REHCEL}}$	$t_{\text{RPC}}$	5	—	5	—	ns	
$\overline{\text{CAS}}$ Precharge Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Counter Test	$t_{\text{CEHCEL}}$	$t_{\text{CPT}}$	20	—	30	—	ns	
$\overline{\text{RAS}}$ Hold Time Referenced to $\overline{\text{G}}$	$t_{\text{GLREH}}$	$t_{\text{ROH}}$	10	—	10	—	ns	
$\overline{\text{G}}$ Access Time	$t_{\text{GLQV}}$	$t_{\text{GA}}$	—	15	—	20	ns	6
$\overline{\text{G}}$ to Data Delay	$t_{\text{GLHDX}}$	$t_{\text{GD}}$	15	—	15	—	ns	
Output Buffer Turn-Off Delay from $\overline{\text{G}}$	$t_{\text{GHQZ}}$	$t_{\text{GZ}}$	0	15	0	15	ns	10
$\overline{\text{G}}$ Command Hold Time	$t_{\text{WLGL}}$	$t_{\text{GH}}$	15	—	15	—	ns	
Output Disable Setup Time	$t_{\text{GHCEL}}$	$t_{\text{GDS}}$	0	—	0	—	ns	
Fast Page Mode Cycle Time	$t_{\text{CELCEL}}$	$t_{\text{PC}}$	40	—	45	—	ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge (Fast Page Mode)	$t_{\text{CEHREH}}$	$t_{\text{RHCP}}$	35	—	40	—	ns	
Fast Page Mode Read-Write Cycle Time	$t_{\text{CELCEL}}$	$t_{\text{PRWC}}$	85	—	90	—	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	MCM516xxxA MCM518xxxA	$t_{\text{RELREH}}$ $t_{\text{RASP}}$	60 60	100 k 100 k	70 70	100 k 200 k	ns	

NOTES:

- These parameters are referenced to  $\overline{\text{UCAS}}$  or  $\overline{\text{LCAS}}$  leading edge in early write cycles and to  $\overline{\text{W}}$  leading edge in late write or read-write cycles.
- $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$ ,  $t_{\text{AWD}}$ , and  $t_{\text{CPWD}}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$ , the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$ ,  $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$ ,  $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$ , and  $t_{\text{CPWD}} \geq t_{\text{CPWD}}(\text{min})$  (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


# TIMING DIAGRAMS

## READ CYCLE




NOTE:  $D_{in}$  = Open

### UPPER BYTE READ CYCLE




NOTE:  $D_{in}$  (DQ0 - DQ7 or DQ0 - DQ8) = Don't Care  
 $D_{in}$  (DQ8 - DQ15 or DQ9 - DQ17) = Open

### LOWER BYTE READ CYCLE




NOTE:  $D_{in}$  (DQ0 - DQ7 or DQ0 - DQ8) = Open  
 $D_{in}$  (DQ8 - DQ15 or DQ9 - DQ17) = Don't Care

### WRITE CYCLE (EARLY WRITE)




NOTE:  $D_{out}$  = Open

UPPER BYTE WRITE CYCLE (EARLY WRITE)



NOTE:  $D_{in}$  (DQ0 - DQ7 or DQ0 - DQ8) = Don't Care  
 $D_{out}$  = Open


### LOWER BYTE WRITE CYCLE (EARLY WRITE)



NOTE:  $D_{in}$  (DQ8 - DQ15 or DQ9 - DQ17) = Don't Care  
 $D_{out}$  = Open




### WRITE CYCLE ( $\bar{G}$ CONTROLLED WRITE)




NOTE:  $D_{out}$  = Open

### UPPER BYTE WRITE CYCLE ( $\bar{G}$ CONTROLLED WRITE)




NOTE:  $D_{in}$  (DQ0 - DQ7 or DQ0 - DQ8) = Don't Care  
 $D_{out}$  = Open

LOWER BYTE WRITE CYCLE ( $\bar{G}$  CONTROLLED WRITE)




NOTE:  $D_{in}$  (DQ8 – DQ15 or DQ9 – DQ17) = Don't Care  
 $D_{out}$  = Open

### READ-WRITE CYCLE




### UPPER BYTE READ-WRITE CYCLE




NOTE:  $D_{in}$  (DQ0 - DQ7 or DQ0 - DQ8) = Don't Care  
 $D_{out}$  (DQ0 - DQ7 or DQ0 - DQ8) = Open

### LOWER BYTE READ-WRITE CYCLE




NOTE:  $D_{in}$  (DQ8 - DQ15 or DQ9 - DQ17) = Don't Care  
 $D_{out}$  (DQ8 - DQ15 or DQ9 - DQ17) = Open

### FAST PAGE MODE READ CYCLE



NOTE:  $D_{in}$  = Open


### FAST PAGE MODE BYTE READ CYCLE



NOTE:  $D_{in}$  Open




### FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




NOTE:  $D_{out}$  = Open

### FAST PAGE MODE BYTE WRITE CYCLE (EARLY WRITE)




NOTE:  $D_{out}$  = Open

FAST PAGE MODE READ-WRITE CYCLE




FAST PAGE MODE BYTE READ-WRITE CYCLE




4

### RAS-ONLY REFRESH CYCLE




NOTE:  $\bar{W}, \bar{G}$  = "H" or "L"  
 $D_{in}$  = Don't Care  
 $D_{out}$  = Open  
 Addresses: MCM516xxxA — A0 to A11; MCM518xxxA — A0 to A9.

### $\bar{C}AS$ BEFORE $\bar{R}AS$ REFRESH CYCLE




NOTE:  $\bar{W}, \bar{G}$ , Addresses = "H" or "L"  
 $D_{in}$  = Don't Care  
 $\bar{C}AS$  before  $\bar{R}AS$  refresh is performed when either  $\bar{U}CAS$  or  $\bar{L}CAS$  meets this timing.


### HIDDEN REFRESH CYCLE (READ)



### HIDDEN REFRESH CYCLE (WRITE)




**CAS BEFORE RAS REFRESH COUNTER TEST READ CYCLE**




NOTE: Addresses: MCM516xxxA — A0 to A7; MCM518xxxA — A0 to A9  
 $D_{in}$  = Open

**CAS BEFORE RAS REFRESH COUNTER TEST WRITE CYCLE**




NOTE: Addresses: MCM516xxxA — A0 to A7; MCM518xxxA — A0 to A9  
 $D_{in}$  = Open

**CAS BEFORE RAS REFRESH COUNTER TEST READ-WRITE CYCLE**



NOTE: Addresses: MCM516xxxA — A0 to A7; MCM518xxxA — A0 to A9.

**ORDERING INFORMATION**  
(Order by Full Part Number)



MCM516160AJ60	MCM516160AJ60R	MCM516160AT60	MCM516160AT60R
MCM516160AJ70	MCM516160AJ70R	MCM516160AT70	MCM516160AT70R
MCM518160AJ60	MCM518160AJ60R	MCM518160AT60	MCM518160AT60R
MCM518160AJ70	MCM518160AJ70R	MCM518160AT70	MCM518160AT70R
MCM516180AJ60	MCM516180AJ60R	MCM516180AT60	MCM516180AT60R
MCM516180AJ70	MCM516180AJ70R	MCM516180AT70	MCM516180AT70R
MCM518180AJ60	MCM518180AJ60R	MCM518180AT60	MCM518180AT60R
MCM518180AJ70	MCM518180AJ70R	MCM518180AT70	MCM518180AT70R