



# 8-Line Multiplexer

**ELECTRICALLY TESTED PER:  
5962-8772901**

The 10H564 is a MECL 10H part which is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power supply current.

The 10H564 is designed to be used in data multiplexing and parallel to serial conversion applications. Full parallel gating provides equal delays through any data path. The 10H564 incorporates an output buffer, eight inputs and an enable. A high on the enable forces the output low. The open emitter output allows the 10H564 to be connected directly to a data bus. The enable line allows an easy means of expanding to more than 8 lines using additional 10H564's.

- Propagation Delay, 1.5 ns Typical
- 455 mW Max/Pkg (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

### PIN ASSIGNMENTS

FUNCTION	DIL	FLATS	LCC	BURN-IN (CONDITION C)
V <sub>CC1</sub>	1	5	2	GND
Enable	2	6	3	OPEN
X <sub>3</sub>	3	7	4	OPEN
X <sub>2</sub>	4	8	5	OPEN
X <sub>1</sub>	5	9	7	OPEN
X <sub>0</sub>	6	10	8	GND
A	7	11	9	OPEN
V <sub>EE</sub>	8	12	10	V <sub>EE</sub>
B	9	13	12	OPEN
C	10	14	13	OPEN
X <sub>4</sub>	11	15	14	OPEN
X <sub>5</sub>	12	16	15	OPEN
X <sub>6</sub>	13	1	17	OPEN
X <sub>7</sub>	14	2	18	OPEN
Z	15	3	19	51 Ω to V <sub>TT</sub>
V <sub>CC2</sub>	16	4	20	GND

### BURN - IN CONDITIONS:

V<sub>TT</sub> = - 2.0 V MAX/ - 2.2 V MIN  
V<sub>EE</sub> = - 5.7 V MAX/ - 5.2 V MIN

## Military 10H564




### AVAILABLE AS


- 1) JAN: N/A
  - 2) SMD: 5962-8772901
  - 3) 883: 10H564/BXAJC
- X = CASE OUTLINE AS FOLLOWS:

PACKAGE: CERDIP: E  
CERFLAT: F  
LCC: 2

The letter "M" appears before the slash on LCC.




### LOGIC DIAGRAM



**10H564  
TRUTH TABLE**

ENABLE	ADDRESS INPUTS			Z
	C	B	A	
L	L	L	L	X <sub>0</sub>
L	L	L	H	X <sub>1</sub>
L	L	H	L	X <sub>2</sub>
L	L	H	H	X <sub>3</sub>
L	H	L	L	X <sub>4</sub>
L	H	L	H	X <sub>5</sub>
L	H	H	L	X <sub>6</sub>
L	H	H	H	X <sub>7</sub>
H	∅	∅	∅	L


∅ = Don't Care



**NOTES**

1. All other outputs loaded 100 Ω to ground.
2. 2:1 divider may be used.
3. L<sub>1</sub> = L<sub>2</sub>: Matched for equal time delay.
4. R<sub>L</sub> = 50 Ω.

**Figure 1. Switching Test Circuit**



**NOTES**

$V_{IN}$  has the following characteristics:

1.  $P_W = 20$  ns.
2.  $f_{IN} = 1.0$  MHz.
3.  $t_r = t_f = 1.0$  ns  $\pm$  0.1 ns (20% - 80%).

**Figure 2. Switching Test Circuit Waveforms**

# 10H564 QUIESCENT LIMIT TABLE \*

## \* ELECTRICAL CHARACTERISTICS

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100 Ω resistor to - 2.0 volts.

Test Temperature	Test Voltage Values (Volts)									
	V <sub>IH1</sub>	V <sub>IL1</sub>	V <sub>IH2</sub>	V <sub>IL2</sub>	PS1	PS2	VEE1	VEE2	VEEL	VEEL
T <sub>A</sub> = 25 °C	-0.78	-1.95	-1.10	-1.480	+1.11	+0.31	-5.46	-4.94	-2.94	-2.94
T <sub>A</sub> = 125 °C	-0.65	-1.95	-0.96	-1.465	+1.24	+0.36	-5.46	-4.94	-2.94	-2.94
T <sub>A</sub> = -55 °C	-0.84	-1.95	-1.16	-1.510	+1.01	+0.28	-5.46	-4.94	-2.94	-2.94

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW							
		+ 25 °C		+ 125 °C		- 55 °C			Pinouts referenced are for DIL package, check Pin Assignments V <sub>CC</sub> = 0 V, Output Load = 100 Ω to - 2.0 V							
Functional Parameters:		Subgroup 1		Subgroup 2		Subgroup 3										
		Min	Max	Min	Max	Min	Max	V <sub>IH1</sub>	V <sub>IL1</sub>	V <sub>IH2</sub>	V <sub>IL2</sub>	VEE2	V <sub>CC</sub>	V <sub>VEE1</sub>	V <sub>CC</sub>	P.U.T.
V <sub>OH</sub>	High Output Voltage	-1.01	-0.78	-0.86	-0.65	-1.06	-0.84	V	3-7 9-14	2, 9-10			8	1, 16	15	
V <sub>OL</sub>	Low Output Voltage	-1.95	-1.58	-1.95	-1.565	-1.95	-1.61	V	2, 7, 9 10, 14	2-7 9-14			8	1, 16	15	
V <sub>OH1</sub>	High Output Voltage	-1.01	-0.78	-0.86	-0.65	-1.06	-0.84	V	3-7 9-13	3-5, 7 9-14	2, 7 9, 10	8	1, 16	15	15	
V <sub>OL1</sub>	Low Output Voltage	-1.95	-1.58	-1.95	-1.565	-1.95	-1.61	V	7, 9 10, 14	2, 7, 9 10	3-6 11-14	8	1, 16	15	15	
I <sub>EE</sub>	Power Supply Current	-75		-83		-83		mA					8	1, 16	8	
I <sub>IH</sub>	Input Current High		320		510		510	μA	2-7 9-14				8	1, 16	2-7, 9-14	
I <sub>IL</sub>	Input Current Low	0.5		0.3		0.5		μA	2-7 9-14			8	1, 16	2-7, 9-14		

# 10H564 QUIESCENT LIMIT TABLE \*

## \* ELECTRICAL CHARACTERISTICS

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100  $\Omega$  resistor to - 2.0 volts.

Test Temperature	Test Voltage Values (Volts)									
	V <sub>IH1</sub>	V <sub>IL1</sub>	V <sub>IH2</sub>	V <sub>IL2</sub>	PS1	PS2	VEE1	VEE2	VEEL	VEEL
T <sub>A</sub> = 25 °C	-0.78	-1.95	-1.10	-1.480	+1.11	+0.31	-5.46	-4.94	-2.94	-2.94
T <sub>A</sub> = 125 °C	-0.65	-1.95	-0.96	-1.465	+1.24	+0.36	-5.46	-4.94	-2.94	-2.94
T <sub>A</sub> = -55 °C	-0.84	-1.95	-1.16	-1.510	+1.01	+0.28	-5.46	-4.94	-2.94	-2.94

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW							
		+ 25 °C		+ 125 °C		- 55 °C			Pinouts referenced are for DIL package, check Pin Assignments V <sub>CC</sub> = 0 V, Output Load = 100 $\Omega$ to GND							
		Subgroup 9 Min	Subgroup 9 Max	Subgroup 10 Min	Subgroup 10 Max	Subgroup 11 Min	Subgroup 11 Max		PS2	V <sub>IN</sub>	V <sub>OUT</sub>	V <sub>CC</sub>	VEEL	PS1	P.U.T.	
t <sub>TLH</sub>	Rise Time	0.5	1.7	0.5	1.7	0.5	1.7	ns	2-7 9-14	2-7 9-14	15	1, 16	8	2-7 9-14	15	
t <sub>FHL</sub>	Fall Time	0.5	1.7	0.5	1.7	0.5	1.7	ns	2-7 9-14	2-7 9-14	15	1, 16	8	2-7 9-14	15	
t <sub>PLH</sub>	Propagation Delay Address to Output	1.45	2.7	1.6	3.2	1.4	2.6	ns	2-7 9-14	2-7 9-14	15	1, 16	8	2-7 9-14	15	
t <sub>PHL</sub>	Propagation Delay Address to Output	1.45	3.2	1.6	3.4	1.4	3.1	ns	2-7 9-14	2-7 9-14	15	1, 16	8	2-7 9-14	15	
t <sub>PLH</sub>	Propagation Delay Data to Output	1.0	2.3	1.15	2.6	1.0	2.2	ns	2-7 9-14	2-7 9-14	15	1, 16	8	2-7 9-14	15	
t <sub>PHL</sub>	Propagation Delay Data to Output	1.1	2.7	1.6	3.4	1.0	2.5	ns	2-7 9-14	2-7 9-14	15	1, 16	8	2-7 9-14	15	
t <sub>PLH</sub>	Propagation Delay Enable to Output	0.5	1.9	0.55	2.0	0.45	2.0	ns	2-7 9-14	2-7 9-14	15	1, 16	8	2-7 9-14	15	
t <sub>PHL</sub>	Propagation Delay Enable to Output	0.66	2.0	0.7	2.0	0.55	2.0	ns	2-7 9-14	2-7 9-14	15	1, 16	8	2-7 9-14	15	