8K X 8 CMOS SRAM



Features

- High-speed address/chip select access time Mil:20/25/35/45/55/70/85/100(Max) MB=Mil-Std-883 Method 5004
- Low power consumption
- Produced with advanced CMOS high-performance technology
- Inputs and outputs directly TTL-compatible
- Three-state outputs
- ◆ Available in 28-pin D=CERDIP and L= LCC


Description

The FT7C185 is a 65,536 bit high-speed static RAM organized as 8K x 8. It is fabricated using high-performance, high-reliability CMOS technology.

Address access times as fast as 15ns are available and the circuit offers a reduced power standby mode. When $\overline{\text{CS}}1$ goes HIGH or CS2 goes LOW, the circuit will automatically go to, and remain in, a low-power stand by mode. All inputs and outputs of the FT7C185 are TTL-compatible and operation is from a single 5V supply, simplifying system designs. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation.


The FT7C185 is packaged in a 28-pin 600 mil CERDIP and a 32-pin ceramic LCC.


Functional Block Diagram



8K X 8 CMOS SRAM

Pin Configurations





Top View

Absolute Maximum Ratings(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	1.0	1.0	W
ЮИТ	DC Output Current	50	50	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

Pin Descriptions

Name	Description
A0 - A12	Address
I/Oo - I/O7	Data Input/Output
C S₁	Chip Select
CS ₂	Chip Select
WE	Write Enable
ŌĒ	Output Enable
GND	Ground
Vcc	Power

Truth Table^(1,2,3)

	WE	Շ \$₁	CS ₂	ŌĒ	I/O	Function
ĺ	Χ	Н	Х	Χ	High-Z	Deselected - Standby (ISB)
	Χ	Х	L	Χ	High-Z	Deselected - Standby (ISB)
	Х	VHC	VHC or VLC	Х	High-Z	Deselected - Standby (ISB1)
ĺ	Χ	Χ	VLC	Χ	High-Z	Deselected - Standby (ISB1)
	Н	L	Н	Н	High-Z	Output Disabled
I	Н	L	Н	L	DATAout	Read Data
	L	L	Н	Χ	DATAIN	Write Data

NOTES:

- 1. CS2 will power-down \overline{CS}_1 , but \overline{CS}_1 will not power-down CS2.
- 2. H = VIH, L = VIL, X = don't care.
- 3. VLC = 0.2V, VHC = VCC 0.2V

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	٧
Vн	Input HIGH Voltage	2.2	_	Vcc + 0.5	٧
VIL	Input LOW Voltage	-0.5 ⁽¹⁾	_	0.8	٧

NOTE:

1. VIL (min.) = -1.5V for pulse width less than 10ns, once per cycle.

Recommended Operating Temperature and Supply Voltage

		- P - J	
Grade	Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5V ± 10%
Industrial	-40°C to +85°C	0V	5V ± 10%
Commercial	0°C to +70°C	0V	5V ± 10%

8K X 8 CMOS SRAM

Capacitance ($T_A = +25^{\circ}C$, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	8	pF
Cvo	I/O Capacitance	Vout = 0V	8	pF

NOTE:

 This parameter is determined by device characterization, but is not production tested

DC Electrical Characteristics⁽¹⁾ ($Vcc = 5.0V \pm 10\%$, VLc = 0.2V, VHc = Vcc - 0.2V)

		15 20		0					
Symbol	Parameter	Power	Com'l.	Com'l.	Mil.	Com'l.	Ind.	Mil.	Unit
ICC1	Operating Power Supply Current $\overline{CS}_1 = V_{IL}$, $\overline{CS}_2 = V_{IH}$, Outputs Open $\overline{VCC} = Max.$, $f = 0^{(2)}$	S	110	100	110	90	90	110	mA
ICC2	Dynamic Operating Current CS ₁ = V _{IL} , CS ₂ = V _{IH} , Outputs Open Vcc = Max., f = fmax ⁽²⁾	S	180	170	180	170	170	180	mA
ISB	$ \begin{array}{l} \text{Standby Power Supply Current} \\ (\text{TTL Level}), \ \overline{CS}_1 \geq V_{\text{IH}}, \ CS_2 \leq V_{\text{IL}}, \\ \text{Outputs Open, } Vcc = Max., \ f = f_{\text{MAX}}^{(2)} \end{array} $	S	20	20	20	20	20	20	mA
ISB1	Full Standby Power Supply Current (CMOS Level), $f = 0^{(2)}$, $Vcc = Max$. 1. $\overline{CS1} \ge VHc$ and $CS2 \ge VHc$, or $2. CS2 \le VLc$	S	15	15	20	15	15	20	mA

			35		45	55	70	85/100		
Symbol	Parameter	Power	Com'l.	Ind.	Mil.	Mil.	Mil.	Mil.	Mil.	Unit
ICC1	ICC1 Operating Power Supply Current CS₁ = ViL, CS₂ = ViH, Outputs Open		90	90	100	100	100	100	100	mA
	$VCC = Max., f = 0^{(2)}$									
ICC2			150	150	160	160	160	160	160	mA
ISB	Standby Power Supply Current (TTL Level), CS1 > VIH, CS2 < VIL,	S	20	20	20	20	20	20	20	mA
	Outputs Open, $Vcc = Max.$, $f = fmax^{(2)}$									
ISB1	(CMOS Level), $f = 0^{(2)}$, Vcc = Max.		15	15	20	20	20	20	20	mA
	1. $\overline{CS}_1 \ge V_{HC}$ and $CS_2 \ge V_{HC}$, or 2. $CS_2 \le V_{LC}$									

- 1. All values are maximum guaranteed values.
- 2. $f_{MAX} = 1/t_{RC}$ (all address inputs are cycling at f_{MAX}); f = 0 means no address input lines are changing.

8K X 8 CMOS SRAM

DC Electrical Characteristics (Vcc = 5.0V ± 10%)

				S				
Symbol	Parameter	Test Conditions		Min.	Max.			Unit
lu	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	MIL. COM'L. & IND		10 5			μΑ
ILO	Output Leakage Current	VCC = Max., \overline{CS}_1 = VIH, VOUT = GND to VCC	MIL. COM'L. & IND		10 5			μΑ
Vol	Output Low Voltage	IoL = 8mA, Vcc = Min.			0.4			V
		IOL = 10mA, Vcc = Min.			0.5			
Vон	Output High Voltage	IOH = -4mA, Vcc = Min.		2.4	_			V

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2




Figure 1. AC Test Load




Figure 2. AC Test Load (for tclz1, tclz2, tolz, tchz1, tchz2, tohz, tow, and twhz)

*Includes scope and jig capacitances

8K X 8 CMOS SRAM

AC Electrical Characteristics (Vcc = 5.0V ± 10%, All Temperature Ranges)

		1!	5 ⁽¹⁾	2	20 ⁽²⁾		25	:	35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Мах.	Min.	Max.	Unit
Read Cy	rcle									
trc	Read Cycle Time	15	_	20	_	25	_	35	_	ns
taa	Address Access Time	_	15	_	19	_	25	_	35	ns
tacs1 ⁽³⁾	Chip Select-1 Access Time	_	15	_	20	_	25	_	35	ns
tacs2 ⁽³⁾	Chip Select-2 Access Time	_	20	_	25	_	30	_	40	ns
tCLZ1,2 ⁽⁴⁾	Chip Select-1, 2 to Output in Low-Z	5	_	5	_	5	_	5	_	ns
toe	Output Enable to Output Valid	_	7	_	8	_	12	_	18	ns
tolz(4)	Output Enable to Output in Low-Z	0	_	0	_	0	_	0	_	ns
tchz1,2 ⁽⁴⁾	Chip Select-1,2 to Output in High-Z	_	8	_	9	_	13	_	15	ns
tонz ⁽⁴⁾	Output Disable to Output in High-Z	_	7	_	8		10		15	ns
tон	Output Hold from Address Change	5	_	5	_	5	_	5	_	ns
tpu ⁽⁴⁾	Chip Select to Power Up Time	0	_	0	_	0	_	0	_	ns
tpD ⁽⁴⁾	Chip Deselect to Power Down Time	_	15	_	20		25	_	35	ns
Write Cy	rcle	<u> </u>								
twc	Write Cycle Time	15	_	20	_	25	_	35	_	ns
tCW1,2	Chip Select to End-of-Write	14	_	15	_	18	_	25	_	ns
taw	Address Valid to End-of-Write	14	_	15	_	18	_	25	_	ns
tas	Address Set-up Time	0	_	0	_	0	_	0	_	ns
twp	Write Pulse Width	14	_	15		21		25	_	ns
twr1	Write Recovery Time (CS1, WE)	0		0	_	0	_	0	_	ns
twR2	Write Recovery Time (CS2)	5	_	5	_	5		5	_	ns
twHz ⁽⁴⁾	Write Enable to Output in High-Z	_	6	_	8		10		14	ns
tow	Data to Write Time Overlap	8	_	10		13		15	_	ns
t _{DH1}	Data Hold from Write Time (CS ₁ , WE)	0	_	0	_	0	_	0	_	ns
tDH2	Data Hold from Write Time (CS ₂)	5	_	5	_	5	_	5	_	ns
tow ⁽⁴⁾	Output Active from End-of-Write	4	_	4	_	4	_	4	_	ns

- 1. 0° to +70°C temperature range only.
- 2. 0° to +70°C and -55°C to +125°C temperature ranges only.
- 3. Both chip selects must be active for the device to be selected.
- 4. This parameter is guaranteed by device characterization, but is not production tested.

8K X 8 CMOS SRAM


AC Electrical Characteristics (con't.) ($Vcc = 5.0V \pm 10\%$, Military Temperature Ranges)

		4	15	5	55		70	85	5/100	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	rcle	•								
trc	Read Cycle Time	45	_	55	_	70	_	85/100	_	ns
taa	Address Access Time	_	45	_	55		70	_	85/100	ns
tacs1 ⁽¹⁾	Chip Select-1 Access Time	_	45	_	55	_	70	_	85/100	ns
tacs2 ⁽¹⁾	Chip Select-2 Access Time	_	45	_	55		70	_	85/100	ns
tclz1,2 ⁽²⁾	Chip Select-1, 2 to Output in Low-Z	5	_	5	_	5	_	5	_	ns
toe	Output Enable to Output Valid	_	25	_	30		35	_	40	ns
tolz(2)	Output Enable to Output in Low-Z	0	_	0		0	_	0	_	ns
tchz1,2 ⁽²⁾	Chip Select-1,2 to Output in High-Z	_	20	_	25		30	_	35	ns
tонz ⁽²⁾	Output Disable to Output in High-Z	_	20	_	25	_	30	_	35	ns
tон	Output Hold from Address Change	5	_	5	_	5		5	_	ns
t PU ⁽²⁾	Chip Select to Power Up Time	0	_	0	_	0	_	0	_	ns
tpD ⁽²⁾	Chip Deselect to Power Down Time	_	45	_	55		70	_	85/100	ns
Write Cy	<i>r</i> cle						ı			
twc	Write Cycle Time	45	_	55	_	70	_	85/100	_	ns
tcw1,2	Chip Select to End-of-Write	33	_	50	_	60	_	75	_	ns
taw	Address Valid to End-of-Write	33	_	50	_	60	_	75	_	ns
tas	Address Set-up Time	0	_	0	_	0	_	0		ns
twp	Write Pulse Width	25	_	50	_	60	_	75		ns
twr1	Write Recovery Time (CS1, WE)	0	_	0	_	0	_	0		ns
twr2	Write Recovery Time (CS ₂)	5	_	5		5	_	5		ns
twhz ⁽²⁾	Write Enable to Output in High-Z	_	18		25		30	_	35	ns
tow	Data to Write Time Overlap	20	_	25	_	30	_	35	_	ns
tDH1	Data Hold from Write Time (CS1, WE)	0	_	0	_	0	_	0	_	ns
tDH2	Data Hold from Write Time (CS2)	5	_	5	_	5	_	5	_	ns
tow ⁽²⁾	Output Active from End-of-Write	4	_	4	_	4	_	4	_	ns


- 1. Both chip selects must be active for the device to be selected.
- 2. This parameter is guaranteed by device characterization, but is not production tested.

8K X 8 CMOS SRAM


Timing Waveform of Read Cycle No. 1(1)



Timing Waveform of Read Cycle No. 21,2,4)




Timing Waveform of Read Cycle No. 31,3,4)




- 1. WE is HIGH for Read cycle.
- 2. Device is continuously selected, $\overline{\text{CS}}_1$ is LOW, CS2 is HIGH.
- 3. Address valid prior to or coincident with $\overline{\text{CS}}_1$ transition LOW and CS2 transition HIGH.
- 4. $\overline{\sf OE}$ is LOW.
- 5. Transition is measured ±200mV from steady state.

8K X 8 CMOS SRAM

Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)(1,5)



Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)(1)



- 1. A write occurs during the overlap of a LOW \overline{WE} , a LOW \overline{CS}_1 and a HIGH CS₂.
- 2. twr1, 2 is measured from the earlier of $\overline{CS}1$ or \overline{WE} going HIGH or CS2 going LOW to the end of the write cycle.
- 3. During this period, I/O pins are in the output state so that the input signals must not be applied.
- 4. If the CS1 LOW transition or CS2 HIGH transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 5. \overline{OE} is continuously HIGH. If \overline{OE} is LOW during a \overline{WE} controlled write cycle, the write pulse width must be the larger of twp or (twnz +tbw) to allow the I/O drivers to turn off and data to be placed on the bus for the required tbw. If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse width is as short as the specified twp.
- 6. Transition is measured ±200mV from steady state.



Ashley Crt, Henley, Marlborough, Wilts, SN8 3RH UK

Tel: +44(0)1264 731200 Fax:+44(0)1264 731444

E-mail

info@forcetechnologies.co.uk tech@forcetechnologies.co.uk sales@forcetechnologies.co.uk

www.forcetechnologies.co.uk

Unless otherwise stated in this SCD, Force Technologies Ltd reserve the right to make changes, without notice, in the products, including circuits, cells and/or software, described or contained herein in order to improve design and/or performance. Force Technologies resumes no responsibility or liability for the use of any of these products, conveys no licence or any title under patent, copyright, or mask work to these

Life Support Applications

Force Technologies products are not designed for use in life support appliances, devices or systems where malfunction of a Force Technologies product can reasonably be expected to result in a personal injury. Force Technologies customers using or selling Force Technologies products for use in such applications do so at their own risk and agree to fully indemnify Force Technologies for any damages resulting from such improper use or sale.