

# **STK15C88** 32K x 8 AutoStore™ nvSRAM QuantumTrap<sup>™</sup> CMOS Nonvolatile Static RAM

#### FEATURES

- Nonvolatile Storage without Battery Problems
- Directly Replaces 32K x 8 Static RAM, Battery-**Backed RAM or EEPROM**
- 25ns, 35ns and 45ns Access Times
- STORE to nonvolatile elements Initiated by Software or AutoStore™
- RECALL to SRAM Initiated by Software or **Power Restore**
- 10mA Typical I<sub>CC</sub> at 200ns Cycle Time
- Unlimited READ, WRITE and RECALL Cycles
- 1,000,000 STORE Cycles to nonvolatile elements
- 100-Year Data Retention in nonvolatile elements (Commercial/Industrial)
- Single 5V + 10% Operation
- Commercial and Industrial Temperatures
- 28-Pin PDIP and SOIC Packages

#### DESCRIPTION

The STK15C88 is a fast SRAM with a nonvolatile element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent nonvolatile data resides in nonvolatile elements. Data transfers from the SRAM to the nonvolatile elements (the STORE operation) can take place automatically on power down using charge stored in system capacitance. Transfers from the nonvolatile elements to the SRAM (the RECALL operation) take place automatically on restoration of power. Initiation of STORE and RECALL cycles can also be controlled by entering specific read sequences. The STK15C88 is pin-compatible with 32k x 8 SRAMs and battery-backed SRAMs, allowing direct substitution while enhancing performance. A similar device (STK16C88) with an internallv integrated capacitor is available applications with very fast power-down slew rates. The STK14C88, which uses an external capacitor, is another alternative for these applications.

#### PIN CONFIGURATIONS 28 V<sub>CC</sub> 27 W 26 A<sub>13</sub> A<sub>14</sub> 🗖 QUANTUM TRAP A<sub>12</sub> 2 A<sub>7</sub> 3 512 x 512 V<sub>CC</sub> $A_5$ - A8 $A_6 \square$ 25 24 🗖 A<sub>9</sub> $A_6$ A<sub>5</sub> DECODER STORE A<sub>4</sub> 23 □ A<sub>11</sub> STORE/ A<sub>7</sub> POWER Ξīg 22 RECALL A<sub>3</sub> $A_8$ STATIC RAM CONTROL A<sub>2</sub> □ 8 A<sub>1</sub> □ 9 21 □ A<sub>10</sub> □ E CONTROL RECÁLL Aa ARRAY 20 A<sub>11</sub> 512 x 512 10 19 DQ7 28 - 300 PDIP ROW 18 DQ<sub>6</sub> A<sub>12</sub> 11 28 - 600 PDIP DQ1 12 17 A<sub>13</sub> DQ<sub>2</sub> ⊐ DQ₄ 13 28 - 300 SOIC A<sub>14</sub> V<sub>SS</sub> 🗆 14 SOFTWARE \_A<sub>0</sub> - A<sub>13</sub> 28 - 350 SOIC DETECT $DQ_0$ PIN NAMES COLUMN I/O BUFFERS DQ₁ Address Inputs A<sub>0</sub> - A<sub>14</sub> COLUMN DEC $DQ_2$ W $DQ_3$ Write Enable $DQ_4$ INPUT ΥΥΥΥΥΥ Α<sub>0</sub> Α<sub>1</sub> Α<sub>2</sub> Α<sub>3</sub> Α<sub>4</sub>Α<sub>10</sub> DQ<sub>0</sub> - DQ<sub>7</sub> Data In/Out DQ<sub>5</sub> DQ<sub>6</sub> G Ē Chip Enable DQ7 G Output Enable E Vcc Power (+ 5V) W Vss Ground

#### **BLOCK DIAGRAM**

# STK15C88 **ABSOLUTE MAXIMUM RATINGS<sup>a</sup>**

Voltage on Input Relative to Ground	–0.5V to 7.0V
Voltage on Input Relative to V <sub>SS</sub> 0.	.6V to (V <sub>CC</sub> + 0.5V)
Voltage on DQ <sub>0-7</sub> 0	.5V to (V <sub>CC</sub> + 0.5V)
Temperature under Bias	–55°C to 125°C
Storage Temperature	–65°C to 150°C
Power Dissipation	1W
DC Output Current (1 output at a time, 1s duration	on)15mA

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### $(V_{CC} = 5.0V \pm 10\%)$

#### DC CHARACTERISTICS

SYMBOL	PARAMETER	COMM	ERCIAL	INDU	STRIAL	UNITS	NOTES
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
I <sub>CC1</sub> <sup>b</sup>	Average V <sub>CC</sub> Current		97 80 70		100 85 70	mA mA mA	t <sub>AVAV</sub> = 25ns t <sub>AVAV</sub> = 35ns t <sub>AVAV</sub> = 45ns
I <sub>CC2</sub> <sup>c</sup>	Average V <sub>CC</sub> Current during STORE		3		3	mA	All Inputs Don't Care, V <sub>CC</sub> = max
I <sub>CC3</sub> b	Average V <sub>CC</sub> Current at t <sub>AVAV</sub> = 200ns 5V, 25°C, Typical		10		10	mA	$\overline{W} \ge (V_{CC} - 0.2V)$ All Others Cycling, CMOS Levels
I <sub>CC4</sub> c	Average V <sub>CAP</sub> Current during <i>AutoStore</i> ™ Cycle		2		2	mA	All Inputs Don't Care
I <sub>SB1</sub> <sup>d</sup>	Average V <sub>CC</sub> Current (Standby, Cycling TTL Input Levels)		30 25 22		31 26 23	mA mA mA	$\begin{array}{l} t_{AVAV} = 25ns, \overline{E} \geq V_{IH} \\ t_{AVAV} = 35ns, \overline{E} \geq V_{IH} \\ t_{AVAV} = 45ns, \overline{E} \geq V_{IH} \end{array}$
I <sub>SB2</sub> <sup>d</sup>	V <sub>CC</sub> Standby Current (Standby, Stable CMOS Input Levels)		1.5		1.5	mA	$\label{eq:constraint} \begin{split} \overline{E} &\geq (V_{CC} - 0.2V) \\ \text{All Others } V_{IN} &\leq 0.2V \text{ or } \geq (V_{CC} - 0.2V) \end{split}$
I <sub>ILK</sub>	Input Leakage Current		±1		±1	μΑ	V <sub>CC</sub> = max V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>
I <sub>OLK</sub>	Off-State Output Leakage Current		±5		±5	μΑ	$V_{CC} = max$ $V_{IN} = V_{SS}$ to $V_{CC}$ , $\overline{E}$ or $\overline{G} \ge V_{IH}$
VIH	Input Logic "1" Voltage	2.2	V <sub>CC</sub> + .5	2.2	V <sub>CC</sub> + .5	V	All Inputs
V <sub>IL</sub>	Input Logic "0" Voltage	V <sub>SS</sub> – .5	0.8	$V_{SS}5$	0.8	V	All Inputs
V <sub>OH</sub>	Output Logic "1" Voltage	2.4		2.4		V	I <sub>OUT</sub> =-4mA
V <sub>OL</sub>	Output Logic "0" Voltage		0.4		0.4	V	I <sub>OUT</sub> = 8mA
T <sub>A</sub>	Operating Temperature	0	70	-40	85	°C	

Note b:  $I_{CC_1}$  and  $I_{CC_3}$  are dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded. Note c:  $I_{CC_2}$  and  $I_{CC_4}$  are the average currents required for the duration of the respective *STORE* cycles (t<sub>STORE</sub>). Note d:  $\overline{E} \ge V_{IH}$  will not produce standby current levels until any nonvolatile cycle in progress has timed out.

#### AC TEST CONDITIONS

Input Pulse Levels	
Input Rise and Fall Times	
Input and Output Timing Reference Levels 1.5V	
Output Load	

## **CAPACITANCE**<sup>e</sup> $(T_A = 25^{\circ}C, f = 1.0MHz)$

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
CIN	Input Capacitance	5	pF	∆V = 0 to 3V
C <sub>OUT</sub>	Output Capacitance	7	pF	$\Delta V = 0$ to $3V$

Note e: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading

#### SRAM READ CYCLES #1 & #2


 $(V_{CC} = 5.0V \pm 10\%)$ 

	SYME	BOLS	DADAMETED	STK15	C88-25	STK15	6C88-35	STK15C88-45		UNITS
NO.	#1, #2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
1	t <sub>ELQV</sub>	t <sub>ACS</sub>	Chip Enable Access Time		25		35		45	ns
2	t <sub>AVAV</sub> f	t <sub>RC</sub>	Read Cycle Time	25		35		45		ns
3	t <sub>AVQV</sub> g	t <sub>AA</sub>	Address Access Time		25		35		45	ns
4	t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to Data Valid		10		15		20	ns
5	t <sub>AXQX</sub> g	t <sub>OH</sub>	Output Hold after Address Change	5		5		5		ns
6	t <sub>ELQX</sub>	t <sub>LZ</sub>	Chip Enable to Output Active	5		5		5		ns
7	t <sub>EHQZ</sub> h	t <sub>HZ</sub>	Chip Disable to Output Inactive		10		13		15	ns
8	t <sub>GLQX</sub>	t <sub>OLZ</sub>	Output Enable to Output Active	0		0		0		ns
9	t <sub>GHQZ</sub> h	t <sub>OHZ</sub>	Output Disable to Output Inactive		10		13		15	ns
10	t <sub>ELICCH</sub> e	t <sub>PA</sub>	Chip Enable to Power Active	0		0		0		ns
11	t <sub>EHICCL</sub> d, e	t <sub>PS</sub>	Chip Disable to Power Standby		25		35		45	ns


Note f:  $\overline{W}$  must be high during SRAM READ cycles and low during SRAM WRITE cycles. Note g: I/O state assumes  $\overline{E}$ ,  $\overline{G} \leq V_{IL}$  and  $\overline{W} \geq V_{IH}$ ; device is continuously selected.

Note h: Measured ± 200mV from steady state output voltage.

#### SRAM READ CYCLE #1: Address Controlled<sup>f, g</sup>



# SRAM READ CYCLE #2: E Controlled



#### SRAM WRITE CYCLES #1 & #2


 $(V_{CC} = 5.0V \pm 10\%)$ 

	s	YMBOLS			STK15C88-25 STK15C88-3				STK15	C88-45	
NO.	#1	#2	Alt.	PARAMETER		MAX	MIN	MAX	MIN	MAX	UNITS
12	t <sub>AVAV</sub>	t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	25		35		45		ns
13	t <sub>WLWH</sub>	t <sub>WLEH</sub>	t <sub>WP</sub>	Write Pulse Width	20		25		30		ns
14	t <sub>ELWH</sub>	t <sub>ELEH</sub>	t <sub>CW</sub>	Chip Enable to End of Write	20		25		30		ns
15	t <sub>DVWH</sub>	t <sub>DVEH</sub>	t <sub>DW</sub>	Data Set-up to End of Write	10		12		15		ns
16	t <sub>WHDX</sub>	t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold after End of Write	0		0		0		ns
17	t <sub>AVWH</sub>	t <sub>AVEH</sub>	t <sub>AW</sub>	Address Set-up to End of Write	20		25		30		ns
18	t <sub>AVWL</sub>	t <sub>AVEL</sub>	t <sub>AS</sub>	Address Set-up to Start of Write	0		0		0		ns
19	t <sub>WHAX</sub>	t <sub>EHAX</sub>	t <sub>WR</sub>	Address Hold after End of Write	0		0		0		ns
20	t <sub>WLQZ</sub> h, i		t <sub>WZ</sub>	Write Enable to Output Disable		10		13		15	ns
21	t <sub>WHQX</sub>		tow	Output Active after End of Write	5		5		5		ns


Note i: If  $\overline{W}$  is low when  $\overline{E}$  goes low, the outputs remain in the high-impedance state.

Note j:  $\overline{E}$  or  $\overline{W}$  must be  $\ge V_{IH}$  during address transitions.

# SRAM WRITE CYCLE #1: W Controlled



### SRAM WRITE CYCLE #2: E Controlled



September 2003


#### AutoStore™/POWER-UP RECALL

$(V_{CC} =$	5.0V	±	10%)
-------------	------	---	------

NO.	SYMBOLS	PARAMETER	STK1	5C88		NOTES
NO.	Standard	FARAINETER	MIN		UNITS	NOTES
22	<sup>t</sup> RESTORE	Power-up RECALL Duration		550	μs	k
23	t <sub>STORE</sub>	STORE Cycle Duration		10	ms	g
24	V <sub>SWITCH</sub>	Low Voltage Trigger Level	4.0	4.5	V	
25	V <sub>RESET</sub>	Low Voltage Reset Level		3.6	V	

Note k:  $t_{RESTORE}$  starts from the time V<sub>CC</sub> rises above V<sub>SWITCH</sub>.

#### AutoStore™/POWER-UP RECALL



#### SOFTWARE STORE/RECALL MODE SELECTION

Ē	w	A <sub>13</sub> - A <sub>0</sub> (hex)	MODE	I/O	NOTES
L	н	0E38 31C7 03E0 3C1F 303F 0FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile <i>STORE</i>	Output Data Output Data Output Data Output Data Output Data Output High Z	l, m
L	н	0E38 31C7 03E0 3C1F 303F 0C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile <i>RECALL</i>	Output Data Output Data Output Data Output Data Output Data Output High Z	l, m

Note I: The six consecutive addresses must be in the order listed.  $\overline{W}$  must be high during all six consecutive cycles to enable a nonvolatile cycle. Note m: While there are 15 addresses on the STK15C88, only the lower 14 are used to control software modes.

#### SOFTWARE STORE/RECALL CYCLE<sup>n, o</sup>


 $(V_{CC}$  = 5.0V  $\pm$  10%)

NO.	SYMBOLS	PARAMETER	STK15	C88-25	STK15	C88-35	STK15	UNITS	
NU.	STMBULS	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
26	t <sub>AVAV</sub>	STORE/RECALL Initiation Cycle Time	25		35		45		ns
27	t <sub>AVEL</sub> n	Address Set-up Time	0		0		0		ns
28	t <sub>ELEH</sub> n	Clock Pulse Width	20		25		30		ns
29	t <sub>ELAX</sub> <sup>g, n</sup>	Address Hold Time	20		20		20		ns
30	t <sub>RECALL</sub>	RECALL Duration		20		20		20	μs

Note n: The software sequence is clocked with  $\overline{E}$  controlled reads.

Note o: The six consecutive addresses must be in the order listed in the Software STORE/RECALL Mode Selection Table: (0E38, 31C7, 03E0, 3C1F, 303F, 0FC0) for a STORE cycle or (0E38, 31C7, 03E0, 3C1F, 303F, 0C63) for a RECALL cycle. W must be high during all six consecutive cycles.

# SOFTWARE STORE/RECALL CYCLE: E Controlled<sup>o</sup>



# **DEVICE OPERATION**

The STK15C88 is a versatile memory chip that provides several modes of operation. The STK15C88 can operate as a standard 32K x 8 SRAM. It has a 32K x 8 nonvolatile element shadow to which the SRAM information can be copied, or from which the SRAM can be updated in nonvolatile mode.

#### NOISE CONSIDERATIONS

Note that the STK15C88 is a high-speed memory and so must have a high-frequency bypass capacitor of approximately  $0.1\mu$ F connected between V<sub>CC</sub> and V<sub>SS</sub>, using leads and traces that are as short as possible. As with all high-speed CMOS ICs, normal careful routing of power, ground and signals will help prevent noise problems.

#### SRAM READ

The STK15C88 performs a READ cycle whenever  $\overline{E}$  and  $\overline{G}$  are low and  $\overline{W}$  is high. The address specified on pins A<sub>0-14</sub> determines which of the 32,768 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of t<sub>AVQV</sub> (READ cycle #1). If the READ is initiated by  $\overline{E}$  or  $\overline{G}$ , the outputs will be valid at t<sub>ELQV</sub> or at t<sub>GLQV</sub>, whichever is later (READ cycle #2). The data outputs will repeatedly respond to address changes within the t<sub>AVQV</sub> access time without the need for transitions on any control input pins, and will remain valid until another address change or until  $\overline{E}$  or  $\overline{G}$  is brought high.

#### SRAM WRITE

A WRITE cycle is performed whenever  $\overline{E}$  and  $\overline{W}$  are low. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\overline{E}$  or  $\overline{W}$  goes high at the end of the cycle. The data on the common I/O pins DQ<sub>0-7</sub> will be written into the memory if it is valid t<sub>DVWH</sub> before the end of a  $\overline{W}$  controlled WRITE or t<sub>DVEH</sub> before the end of an  $\overline{E}$  controlled WRITE.

It is recommended that  $\overline{G}$  be kept high during the entire WRITE cycle to avoid data bus contention on the common I/O lines. If  $\overline{G}$  is left low, internal circuitry will turn off the output buffers  $t_{WIOZ}$  after  $\overline{W}$  goes low.

#### SOFTWARE NONVOLATILE STORE

The STK15C88 software *STORE* cycle is initiated by executing sequential READ cycles from six specific address locations. During the *STORE* cycle an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. The program operation copies the SRAM data into nonvolatile memory. Once a *STORE* cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for *STORE* initiation, it is important that no other READ or WRITE accesses intervene in the sequence or the sequence will be aborted and no *STORE* or *RECALL* will take place.

To initiate the software *STORE* cycle, the following READ sequence must be performed:

1.	Read address	0E38 (hex)	Valid READ
2.	Read address	31C7 (hex)	Valid READ
3.	Read address	03E0 (hex)	Valid READ
4.	Read address	3C1F (hex)	Valid READ
5.	Read address	303F (hex)	Valid READ
6.	Read address	0FC0 (hex)	Initiate STORE cycle

The software sequence must be clocked with  $\overline{E}$  controlled READs.

Once the sixth address in the sequence has been entered, the *STORE* cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence, although it is not necessary that  $\overline{G}$  be low for the sequence to be valid. After the t<sub>STORE</sub> cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

#### SOFTWARE NONVOLATILE RECALL

A software *RECALL* cycle is initiated with a sequence of READ operations in a manner similar to the software *STORE* initiation. To initiate the *RECALL* cycle, the following sequence of READ operations must be performed:

1.	Read address	0E38 (hex)	Valid READ
2.	Read address	31C7 (hex)	Valid READ
3.	Read address	03E0 (hex)	Valid READ
4.	Read address	3C1F (hex)	Valid READ
5.	Read address	303F (hex)	Valid READ
6.	Read address	0C63 (hex)	Initiate RECALL cycle

#### STK15C88

Internally, *RECALL* is a two-step procedure. First, the SRAM data is cleared, and second, the nonvolatile information is transferred into the SRAM cells. After the  $t_{RECALL}$  cycle time the SRAM will once again be ready for READ and WRITE operations. The *RECALL* operation in no way alters the data in the nonvolatile elements. The nonvolatile data can be recalled an unlimited number of times.

#### AutoStore<sup>™</sup> OPERATION

The STK15C88 uses the intrinsic system capacitance to perform an automatic *STORE* on power down. As long as the system power supply takes at least  $t_{\text{STORE}}$  to decay from  $V_{\text{SWITCH}}$  down to 3.6V, the STK15C88 will safely and automatically store the SRAM data in nonvolatile elements on power down.

In order to prevent unneeded *STORE* operations, automatic *STOREs* will be ignored unless at least one WRITE operation has taken place since the most recent *STORE* or *RECALL* cycle. Software-initiated *STORE* cycles are performed regardless of whether a WRITE operation has taken place.

Additional information may be found in applications note "Applying the STK11C88, STK15C88 and STK16C88 32K nvSRAM."

#### POWER-UP RECALL

During power up, or after any low-power condition ( $V_{CC} < V_{RESET}$ ), an internal *RECALL* request will be latched. When  $V_{CC}$  once again exceeds the sense




Figure 2: I<sub>CC</sub> (max) Reads

voltage of  $V_{\text{SWITCH}}$ , a *RECALL* cycle will automatically be initiated and will take  $t_{\text{RESTORE}}$  to complete.

If the STK15C88 is in a WRITE state at the end of power-up *RECALL*, the SRAM data will be corrupted. To help avoid this situation, a 10K Ohm resistor should be connected either between W and system  $V_{cc}$  or between  $\overline{E}$  and system  $V_{cc}$ .

#### HARDWARE PROTECT

The STK15C88 offers hardware protection against inadvertent *STORE* operation and SRAM WRITEs during low-voltage conditions. When  $V_{CC} < V_{SWITCH}$ , all software *STORE* operations and SRAM WRITEs are inhibited.

#### LOW AVERAGE ACTIVE POWER

The STK15C88 draws significantly less current when it is cycled at times longer than 50ns. Figure 2 shows the relationship between  $I_{cc}$  and READ cycle time. Worst-case current consumption is shown for both CMOS and TTL input levels (commercial temperature range,  $V_{cc}$  = 5.5V, 100% duty cycle on chip enable). Figure 3 shows the same relationship for WRITE cycles. If the chip enable duty cycle is less than 100%, only standby current is drawn when the chip is disabled. The overall average current drawn by the STK15C88 depends on the following items: 1) CMOS vs. TTL input levels; 2) the duty cycle of chip enable; 3) the overall cycle rate for accesses; 4) the ratio of READs to WRITEs; 5) the operating temperature; 6) the  $V_{cc}$  level; and 7) I/O loading.





Figure 3: I<sub>CC</sub> (max) Writes

#### **ORDERING INFORMATION**



N = Plastic 28-pin 300 mil SOIC

#### **Document Revision History**

Revision	Date	Summary
0.0	December 2002	
0.1	September 2003	Added lead-free lead finish