

SD211DE SERIES

N-Channel Lateral DMOS FETs


The SD211DE Series of single-pole, single-throw analog switches is designed for high speed switching in audio, video, and high-frequency applications. These devices are designed on the Siliconix DMOS process and utilize lateral construction to achieve low capacitance and ultra-fast switching speeds. These devices also feature an integrated zener diode designed for overvoltage gate protection.

PART NUMBER	V _{(BR)DS} MAX (V)	r _{DS(ON)} MAX (Ω)	C _{rss} MAX (pF)	t _{ON} MAX (ns)
SD211DE	10	45	0.5	2
SD215DE	20	45	0.5	2

For additional design information please see performance curves DMCA/B.

TO-72 (TO-206AF)

BOTTOM VIEW



SIMILAR PRODUCTS

- Quad Array, See SD5000 Series
- SO-14 Array, See SD5400 Series
- SOT-143, See SST211 Series
- SD210DE, Non-Zener Protection
- Chips, See DMCB Series Die

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS		UNITS	
		SD211DE	SD215DE		
Gate-Source, Gate-Drain Voltage	V _{GS} , V _{GD}	-30/25	-25/30	V	
Gate-Substrate Voltage	V _{GB} ¹	-0.3/25	-0.3/30		
Drain-Source Voltage	V _{DS}	30	20		
Source-Drain Voltage	V _{SD}	10	20		
Drain-Substrate Voltage	V _{DB}	30	25		
Source-Substrate Voltage	V _{SB}	15	25		
Drain Current	I _D	50	50	mA	
Power Dissipation	P _D	300	300	mW	
Power Derating		3	3	mW/°C	
Operating Junction Temperature	T _J	-55 to 125		°C	
Storage Temperature	T _{stg}	-65 to 150			
Lead Temperature (1/16" from case for 10 sec.)	T _L	300			

¹This series features an internal zener diode for gate protection

SD211DE SERIES

Siliconix
incorporated

SPECIFICATIONS ^a			LIMITS					
PARAMETER	SYMBOL	TEST CONDITIONS	TYP ^b	SD211DE		SD215DE		UNIT
				MIN	MAX	MIN	MAX	
STATIC								
Drain-Source Breakdown Voltage	V _{(BR)DS}	V _{GS} = V _{BS} = 0 V, I _D = 10 μA	35	30				V
		V _{GS} = V _{BS} = -5 V, I _D = 10 nA	30	10		20		
Source-Drain Breakdown Voltage	V _{(BR)SD}	V _{GD} = V _{BD} = -5 V, I _S = 10 nA	22	10		20		
Drain-Substrate Breakdown Voltage	V _{(BR)DB}	V _{GB} = 0 V, I _D = 10 μA, Source OPEN	35	15		25		
Source-Substrate Breakdown Voltage	V _{(BR)SB}	V _{GB} = 0 V, I _S = 10 μA, Drain OPEN	35	15		25		
Drain-Source Leakage	I _{DS(OFF)}	V _{GS} = V _{BS} = -5 V	V _{DS} = 10 V	0.4		10		nA
			V _{DS} = 20 V	0.9			10	
Source-Drain Leakage	I _{SD(OFF)}	V _{GD} = V _{BD} = -5 V	V _{SD} = 10 V	0.5	10			nA
			V _{SD} = 20 V	1			10	
Gate Leakage	I _{GDS}	V _{DB} = V _{SB} = 0 V, V _{GB} = 30 V	10 ⁻⁵		10		10	
Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} = V _{GS(th)} , I _S = 1 μA V _{SB} = 0 V	0.7	0.5	2	0.1	2	V
Drain-Source On-Resistance	R _{DS(ON)}	V _{SB} = 0 V, I _D = 1 mA	V _{GS} = 5 V	58		70		70
			V _{GS} = 10 V	38		45		45
			V _{GS} = 15 V	30				
			V _{GS} = 20 V	26				
			V _{GS} = 25 V	24				
DYNAMIC								
Forward Transconductance	g _{fs}	V _{DS} = 10 V, V _{SB} = 0 V, I _D = 20 mA f = 1 kHz	11	10		10		mS
Output Conductance	g _{os}		0.9					
Gate Node Capacitance	C _(GS+GD+GB)	V _{DS} ≈ 10 V, f = 1 MHz V _{GS} = V _{BS} = -15 V	2.5		3.5		3.5	pF
Drain Node Capacitance	C _(GD+DB)		1.1		1.5		1.5	
Source Node Capacitance	C _(GS+SB)		3.7		5.5		5.5	
Reverse Transfer Capacitance	C _{rss}		0.2		0.5		0.5	
SWITCHING								
Turn-On Time	t _{d(ON)}	V _{DD} = 5 V, R _L = 680 Ω, V _{IN} = 0 to 5 V	0.5		1		1	ns
	t _f		0.6		1		1	
Turn-Off Time	t _{d(OFF)}		2					
	t _f		6					

NOTES:

- a. T_A = 25°C unless otherwise noted.
- b. For design aid only, not subject to production testing.