

SD211DE SERIES

N-Channel Lateral DMOS FETs

The SD211DE Series of single-pole, single-throw analog switches is designed for high speed switching in audio, video, and high-frequency applications. These devices are designed on the Siliconix DMOS process and utilize lateral construction to achieve low capacitance and ultra-fast switching speeds. These devices also feature an integrated zener diode designed for overvoltage gate protection.

PART NUMBER	V _{(BR)DS} MAX (V)	r _{DS(ON)} MAX (Ω)	C _{rss} MAX (pF)	t _{ON} MAX (ns)
SD211DE	10	45	0.5	2
SD215DE	20	45	0.5	2


For additional design information please see performance curves DMCA/B.

SIMILAR PRODUCTS

- Quad Array, See SD5000 Series
- SO-14 Array, See SD5400 Series
- SOT-143, See SST211 Series
- SD210DE, Non-Zener Protection
- Chips, See DMCB Series Die

TO-72 (TO-206AF)

BOTTOM VIEW



- 1 SOURCE
- 2 DRAIN
- 3 GATE
- 4 SUBSTRATE, CASE

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS		UNITS
		SD211DE	SD215DE	
Gate-Source, Gate-Drain Voltage	V _{GS} , V _{GD}	-30/25	-25/30	V
Gate-Substrate Voltage	V _{GB} ¹	-0.3/25	-0.3/30	
Drain-Source Voltage	V _{DS}	30	20	
Source-Drain Voltage	V _{SD}	10	20	
Drain-Substrate Voltage	V _{DB}	30	25	
Source-Substrate Voltage	V _{SB}	15	25	
Drain Current	I _D	50	50	mA
Power Dissipation	P _D	300	300	mW
Power Derating		3	3	mW/°C
Operating Junction Temperature	T _J	-55 to 125		°C
Storage Temperature	T _{stg}	-65 to 150		
Lead Temperature (1/16" from case for 10 sec.)	T _L	300		

¹This series features an internal zener diode for gate protection

SD211DE SERIES



SPECIFICATIONS ^a				LIMITS					
PARAMETER	SYMBOL	TEST CONDITIONS	TYP ^b	SD211DE		SD215DE		UNIT	
				MIN	MAX	MIN	MAX		
STATIC									
Drain-Source Breakdown Voltage	$V_{(BR)DS}$	$V_{GS} = V_{BS} = 0\text{ V}, I_D = 10\ \mu\text{A}$	35	30				V	
		$V_{GS} = V_{BS} = -5\text{ V}, I_D = 10\ \text{nA}$	30	10		20			
Source-Drain Breakdown Voltage	$V_{(BR)SD}$	$V_{GD} = V_{BD} = -5\text{ V}, I_S = 10\ \text{nA}$	22	10		20		V	
Drain-Substrate Breakdown Voltage	$V_{(BR)DB}$	$V_{GB} = 0\text{ V}, I_D = 10\ \mu\text{A}, \text{Source OPEN}$	35	15		25		V	
Source-Substrate Breakdown Voltage	$V_{(BR)SB}$	$V_{GB} = 0\text{ V}, I_S = 10\ \mu\text{A}, \text{Drain OPEN}$	35	15		25		V	
Drain-Source Leakage	$I_{DS(OFF)}$	$V_{GS} = V_{BS} = -5\text{ V}$	$V_{DS} = 10\text{ V}$	0.4		10		nA	
			$V_{DS} = 20\text{ V}$	0.9			10		
Source-Drain Leakage	$I_{SD(OFF)}$	$V_{GD} = V_{BD} = -5\text{ V}$	$V_{SD} = 10\text{ V}$	0.5		10		nA	
			$V_{SD} = 20\text{ V}$	1			10		
Gate Leakage	I_{GBS}	$V_{DB} = V_{SB} = 0\text{ V}, V_{GB} = 30\text{ V}$	10^{-5}		10		10	nA	
Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS} = V_{GS(th)}, I_S = 1\ \mu\text{A}$ $V_{SB} = 0\text{ V}$	0.7	0.5	2	0.1	2	V	
Drain-Source On-Resistance	$r_{DS(ON)}$	$V_{SB} = 0\text{ V}, I_D = 1\ \text{mA}$	$V_{GS} = 5\text{ V}$	58		70		70	Ω
			$V_{GS} = 10\text{ V}$	38		45		45	
			$V_{GS} = 15\text{ V}$	30					
			$V_{GS} = 20\text{ V}$	26					
			$V_{GS} = 25\text{ V}$	24					
DYNAMIC									
Forward Transconductance	g_{fs}	$V_{DS} = 10\text{ V}, V_{SB} = 0\text{ V}, I_D = 20\ \text{mA}$ $f = 1\ \text{kHz}$	11	10		10		mS	
Output Conductance	g_{os}		0.9						
Gate Node Capacitance	$C_{(GS+GD+GB)}$	$V_{DS} = 10\text{ V}, f = 1\ \text{MHz}$ $V_{GS} = V_{BS} = -15\text{ V}$	2.5		3.5		3.5	pF	
Drain Node Capacitance	$C_{(GD+DB)}$		1.1		1.5		1.5		
Source Node Capacitance	$C_{(GS+SB)}$		3.7		5.5		5.5		
Reverse Transfer Capacitance	C_{rss}		0.2		0.5		0.5		
SWITCHING									
Turn-On Time	$t_{d(ON)}$	$V_{DD} = 5\text{ V}, R_L = 680\ \Omega, V_{IN} = 0\text{ to }5\text{ V}$	0.5		1		1	ns	
	t_r		0.6		1		1		
Turn-Off Time	$t_{d(OFF)}$		2						
	t_f		6						

NOTES:

- a. $T_A = 25^\circ\text{C}$ unless otherwise noted.
- b. For design aid only, not subject to production testing.