- **Bidirectional Bus Transceivers in High-Density 20-Pin Packages**
- **Lower-Power Versions of SN74ALS640B and SN74ALS645A**
- **Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic (N) 300-mil DIPs**

**DW OR N PACKAGE**
**(TOP VIEW)**




## description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus, depending on the level at the direction-control (DIR) input. The output-enable ($\overline{OE}$) input can be used to disable the device so that the buses are effectively isolated. The SN74ALS1640A features inverting logic, while the SN74ALS1645A features noninverting logic.

The SN74ALS1640A and SN74ALS1645A are characterized for operation from 0°C to 70°C.

**FUNCTION TABLE**

| INPUTS | | OPERATION | |
|---|---|---|---|
| $\overline{OE}$ | DIR | SN74ALS1640A | SN74ALS1645A |
| L | L | $\overline{B}$ data to A bus | B data to A bus |
| L | H | $\overline{A}$ data to B bus | A data to B bus |
| H | X | Isolation | Isolation |

## logic symbols†

**SN74ALS1640A**




**SN74ALS1645A**




† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## logic diagrams (positive logic)

**SN74ALS1640A**




To Seven Other Transceivers

**SN74ALS1645A**




To Seven Other Transceivers

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, $V_{CC}$ . . . . . 7 V
Input voltage, $V_I$: All inputs . . . . . 7 V
I/O ports . . . . . 5.5 V
Package thermal impedance, $\theta_{JA}$ (see Note 1): DW package . . . . . 97°C/W
N package . . . . . 67°C/W
Storage temperature range, $T_{stg}$ . . . . . –65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.

## recommended operating conditions

| | | SN74ALS1640A SN74ALS1645A | | | UNIT |
|---|---|---|---|---|---|
| | | MIN | NOM | MAX | |
| $V_{CC}$ | Supply voltage | 4.5 | 5 | 5.5 | V |
| $V_{IH}$ | High-level input voltage | 2 | | | V |
| $V_{IL}$ | Low-level input voltage | | | 0.8 | V |
| $I_{OH}$ | High-level output current | | | –15 | mA |
| $I_{OL}$ | Low-level output current | | | 16 | mA |
| $T_A$ | Operating free-air temperature | 0 | | 70 | °C |

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | SN74ALS1640A SN74ALS1645A | | | UNIT |
|---|---|---|---|---|---|---|---|
| | | | | MIN | TYP† | MAX | |
| $V_{IK}$ | | $V_{CC}$ = 4.5 V, | $I_I$ = –18 mA | | | –1.5 | V |
| $V_{OH}$ | | $V_{CC}$ = 4.5 V to 5.5 V, | $I_{OH}$ = –0.4 mA | $V_{CC}$–2 | | | V |
| | | $V_{CC}$ = 4.5 V | $I_{OH}$ = –3 mA | 2.4 | 3.2 | | |
| | | | $I_{OH}$ = –15 mA | 2 | | | |
| $V_{OL}$ | | $V_{CC}$ = 4.5 V | $I_{OL}$ = 8 mA | | 0.25 | 0.4 | V |
| | | | $I_{OL}$ = 16 mA | | 0.35 | 0.5 | |
| $I_I$ | Control inputs | $V_{CC}$ = 5.5 V | $V_I$ = 7 V | | | 0.1 | mA |
| | A or B ports | | $V_I$ = 5.5 V | | | 0.1 | |
| $I_{IH}$ | Control inputs | $V_{CC}$ = 5.5 V, | $V_I$ = 2.7 V | | | 20 | µA |
| | A or B ports‡ | | | | | 20 | |
| $I_{IL}$ | Control inputs | $V_{CC}$ = 5.5 V, | $V_I$ = 0.4 V | | | –0.1 | mA |
| | A or B ports‡ | | | | | –0.1 | |
| $I_O$§ | | $V_{CC}$ = 5.5 V, | $V_O$ = 2.25 V | –30 | | –112 | mA |
| $I_{CC}$ | SN74ALS1640A | $V_{CC}$ = 5.5 V | | | 18 | 32 | mA |
| | SN74ALS1645A | $V_{CC}$ = 5.5 V | | | 25 | 38 | |

† All typical values are at $V_{CC}$ = 5 V, $T_A$ = 25°C.
‡ For I/O ports, the parameters $I_{IH}$ and $I_{IL}$ include the off-state output current.
§ The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, $I_{OS}$.

## switching characteristics (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, R1 = 500 Ω, R2 = 500 Ω, $T_A$ = MIN to MAX¶ | | | | UNIT |
|---|---|---|---|---|---|---|---|
| | | | SN74ALS1640A | | SN74ALS1645A | | |
| | | | MIN | MAX | MIN | MAX | |
| $t_{PLH}$ | A or B | B or A | 4 | 15 | 2 | 13 | ns |
| $t_{PHL}$ | | | 2 | 10 | 2 | 13 | |
| $t_{PZH}$ | $\overline{OE}$ | A or B | 5 | 20 | 8 | 25 | ns |
| $t_{PZL}$ | | | 5 | 22 | 8 | 25 | |
| $t_{PHZ}$ | $\overline{OE}$ | A or B | 2 | 10 | 2 | 12 | ns |
| $t_{PLZ}$ | | | 5 | 13 | 3 | 18 | |

¶ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

## PARAMETER MEASUREMENT INFORMATION
## SERIES 54ALS/74ALS AND 54AS/74AS DEVICES




LOAD CIRCUIT FOR BI-STATE TOTEM-POLE OUTPUTS

LOAD CIRCUIT FOR OPEN-COLLECTOR OUTPUTS

LOAD CIRCUIT FOR 3-STATE OUTPUTS




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES




VOLTAGE WAVEFORMS
PULSE DURATIONS




VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

NOTES: A. $C_L$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
D. All input pulses have the following characteristics: PRR ≤ 1 MHz, $t_r = t_f$ = 2 ns, duty cycle = 50%.
E. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuits and Voltage Waveforms**

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

## SN74ALS1645A, Octal Bus Transceivers With 3-State Outputs

DEVICE STATUS: **ACTIVE**

| PARAMETER NAME | SN74ALS1645A |
|---|---|
| Voltage Nodes (V) | 5 |
| Vcc range (V) | 4.5 to 5.5 |
| Input Level | TTL |
| Output Level | TTL |
| Output Drive (mA) | -15/16 |
| No. of Outputs | 8 |
| Logic | True |
| Static Current | 38 |
| tpd max (ns) | 13 |

### FEATURES

Back to Top

- Bidirectional Bus Transceivers in High-Density 20-Pin Packages
- Lower-Power Versions of SN74ALS640B and SN74ALS645A
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic (N) 300-mil DIPs

### DESCRIPTION

Back to Top

These octal bus transceivers are designed for asynchronous two-way communication between data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus, depending on the level at the direction-control

(DIR) input. The output-enable ($\overline{OE}$) input can be used to disable the device so that the buses are effectively isolated. The SN74ALS1640A features inverting logic, while the SN74ALS1645A features noninverting logic.

The SN74ALS1640A and SN74ALS1645A are characterized for operation from 0°C to 70°C.

### TECHNICAL DOCUMENTS

Back to Top

To view the following documents, Acrobat Reader 4.0 is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

## DATASHEET

Back to Top

Full datasheet in Acrobat PDF: sn74als1645a.pdf (90 KB,Rev.B) (Updated: 02/01/1997)

## APPLICATION NOTES

Back to Top

View Application Notes for Digital Logic

- Advanced Schottky (ALS and AS) Logic Families (SDAA010 - Updated: 08/01/1995)
- Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A) (SCBA012A - Updated: 08/01/1997)
- Designing With Logic (Rev. C) (SDYA009C - Updated: 06/01/1997)
- Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits (SZZA026 - Updated: 06/20/2001)
- Input and Output Characteristics of Digital Integrated Circuits (SDYA010 - Updated: 10/01/1996)
- LVT-to-LVTH Conversion (SCEA010 - Updated: 12/08/1998)
- Live Insertion (SDYA012 - Updated: 10/01/1996)
- Logic Solutions For IEEE Std 1284 (SCEA013 - Updated: 06/01/1999)

## RELATED DOCUMENTS

Back to Top

View Related Documentation for Digital Logic

- Logic Reference Guide (SCYB004, 1032 KB - Updated: 10/23/2001)
- Logic Selection Guide Second Half 2002 (Rev. R) (SDYU001R, 4274 KB - Updated: 07/19/2002)
- Military Semiconductors Selection Guide 2002 (Rev. B) (SGYC003B, 1648 KB - Updated: 04/22/2002)

## PRICING/AVAILABILITY/PKG

Back to Top

| DEVICE INFORMATION | | | | | | | TI INVENTORY STATUS AS OF 3:00 PM GMT, 26 Sep 2002 | | | REPORTED DISTRIBUTOR INVENTORY AS OF 3:00 PM GMT, 26 Sep 2002 | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ORDERABLE DEVICE | STATUS | PACKAGE TYPE\|PINS | TEMP (°C) | PRODUCT CONTENT | BUDGETARY PRICING QTY \| $US | STD PACK QTY | IN STOCK | IN PROGRESS QTY\|DATE | LEAD TIME | DISTRIBUTOR COMPANY\|REGION | IN STOCK | PURCHASE |
| SN74ALS1645ADW | ACTIVE | SOP (DW) \| 20 | 0 TO 70 | View Contents | 1KU \| 2.00 | 25 | N/A* | 6709 \| 07 Oct | 5 WKS | | | |
| | | | | | | | | >10k \| 14 Oct | | | | |
| SN74ALS1645AN | ACTIVE | PDIP (N) \| 20 | 0 TO 70 | View Contents | 1KU \| 2.00 | 20 | N/A* | 40 \| 03 Oct | 5 WKS | | | |
| | | | | | | | | 6689 \| 07 Oct | | | | |
| | | | | | | | | >10k \| 14 Oct | | | | |
| | | | | | | | | >10k \| 21 Oct | | | | |
| SN74ALS1645ANSR | ACTIVE | SOP (NS) \| 20 | | View Contents | 1KU \| 2.00 | 2000 | N/A* | >10k \| 14 Oct | 5 WKS | | | |

**Table Data Updated on: 9/26/2002**