March 1996

# DM74ALS646/74ALS646-1 Octal TRI-STATE® Bus Transceiver and Register

#### **General Description**

This device incorporates an octal bus transceiver and an octal D-type register configured to enable multiplexed transmission of data from bus to bus or internal register to bus.

This bus transceiver features totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic level drive provides this device with the capability of being connected directly to and driving the bus lines in a bus-organized system without the need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The 'ALS646-1 version features the same performance as the standard version with the addition of increased current drive capability to meet the current requirement of various bus architectures. For all ALS-1 products, the recommended maximum  $I_{\rm OL}$  is increased to 48 mA.

The registers in the 'ALS646 are edge-triggered D-type flipflops. On the positive transition of the clock (CAB or CBA), the input bus data is stored into the appropriate register. The CAB input controls the transfer of data into the A register and the CBA input controls the B register.

The SAB and SBA control pins are provided to select whether real-time data or stored data is transferred. A low input level selects real-time data, and a high level selects

stored data. The select controls have a "make before break" configuration to eliminate a glitch which would normally occur in a typical multiplexer during the transition between store and real-time data.


The enable  $\overline{G}$  and direction control pins provide four modes of operation: real-time data transfer from bus A to B, real-time data transfer from bus B to A, real-time bus A and/or B data transfer to internal storage, or internally stored data transfer to bus A or B.

When the enable  $\overline{G}$  pin is low, the direction pin selects which bus receives data. When the enable G pin is high, both buses become disabled yet their input function is still enabled.

#### **Features**

- Maximum I<sub>OL</sub> increased to 48 mA for 'ALS646-1 product
- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V<sub>CC</sub> range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer outputs drive bus lines directly
- Multiplexed real-time and stored data
- Independent registers for A and B buses

## **Connection Diagram**



TL/F/9172-

Order Number DM74ALS646WM, 74ALS646-1WM, DM74ALS646NT or 74ALS646-1NT See NS Package Number M24B or N24C

TRI-STATE® is a registered trademark of National Semiconductor Corporation

©1996 National Semiconductor Corporation TL/F/9172

RRD-B30M36/Printed in U. S. A.

http://www.national.com

# **Absolute Maximum Ratings**

 
 Supply Voltage
 7V

 Input Voltage
 7V

 Control Inputs I/O Ports
 7V

 Operating Free-Air Temperature Range
 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Typical  $\theta_{\mathsf{JA}}$ 

N Package 44.5°C/W M Package 80.5°C/W

Note: This product meets application requirements of 500 temperature cycles from -65°C to +150°C.

table are not guaranteed at the absolute maximum ratings.
The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note: The "Absolute Maximum Ratings" are those values

beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The

parametric values defined in the "Electrical Characteristics"

## **Recommended Operating Conditions**

Symbol	Parameter		Units			
		Min	Nom	Max		
Vcc	Supply Voltage	4.5	5	5.5	٧	
V <sub>IH</sub>	High Level Input Voltage		2			٧
V <sub>IL</sub>	Low Level Input Voltage			0.8	٧	
Юн	High Level Output Current			-15	mA	
l <sub>OL</sub>	Low Level Output Current	ALS646			24	mA
		ALS646-1	-		48	
f <sub>CLK</sub>	Clock Frequency	0		40	MHz	
t <sub>W</sub>	Pulse Duration, Clocks Low or	12.5			ns	
<sup>t</sup> su	Data Setup Time, A before CA CBA	10↑			ns	
t <sub>H</sub>	Data Hold Time, A after CAB of	0↑			ns	
TA	Free Air Operating Temperatu	0		70	•c	

<sup>↑ =</sup> With reference to the low to high transition of the respective clock.

# Electrical Characteristics over recommended free air temperature range

Symbol	Parameter	Test C	Min	Тур	Max	Units		
V <sub>IC</sub>	Input Clamp Voltage	$V_{CC} = Min, I_I = -18$			-1.2	٧		
V <sub>OH</sub>	High Level Output	$V_{CC} = 4.5 \text{V to } 5.5 \text{V}$ $I_{OH} = -0.4 \text{ mA}$		V <sub>CC</sub> - 2				
	Voltage	V <sub>CC</sub> = Min	$I_{OH} = -3 \text{ mA}$	2.4	3.2		v	
			I <sub>OH</sub> = Max	2				
V <sub>OL</sub>	Low Level Output	V <sub>CC</sub> = Min	I <sub>OL</sub> = 12 mA		0.25	0.4		
	Voltage		I <sub>OL</sub> = 24 mA		0.35	0.5	٧	
			I <sub>OL</sub> = 48 mA		0.35	0.5		
l <sub>l</sub>	Input Current at Maximum Input Voltage	V <sub>CC</sub> = Max	I/O Ports, V <sub>I</sub> = 5.5V	-		100	——  μA	
			Control Inputs, V <sub>I</sub> = 7V			100		
l <sub>IH</sub>	High Level Input Current	V <sub>CC</sub> = Max, V <sub>I</sub> = 2.7V (Note 1)				20	μА	
կ <u>լ</u>	Low Level Input Current	V <sub>CC</sub> = Max,	Control Inputs			-200	<del> </del> μΑ	
		V <sub>I</sub> = 0.4V, (Note 1)	I/O Ports			200		
lo.	Output Drive Current	V <sub>CC</sub> = Max, V <sub>O</sub> = 2.25V		-30		-112	mA	
lcc	Supply Current	V <sub>CC</sub> = Max	Outputs High		47	76		
			Outputs Low		55	88	mA	
			Outputs Disabled		55	88		

Note 1: For I/O ports the TRI-STATE output currents (I<sub>OZH</sub> and I<sub>OZL</sub>) are included in the I<sub>IH</sub> and I<sub>IL</sub> parameters.

Switching	<b>Characteristics</b>	over recommended operating free air temperature range (Note 1)
-----------	------------------------	--

Symbol	Parameter	Conditions	From (Input) To (Output)	DM74ALS646/ 74ALS646-1		Units
			10 (Output)	Min	Max	1
<sup>t</sup> PLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V,$ $C_L = 50 \text{ pF,}$	CBA or CAB to A or B	10	30	ns
<sup>†</sup> PHL	Propagation Delay Time High to Low Level Output	$R_1 = R_2 = 500\Omega,$ $T_A = Min \text{ to Max}$	CBA or CAB to A or B	5	17	ns
<sup>†</sup> PLH	Propagation Delay Time Low to High Level Output		A or B to B or A	5	20	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output		A or B to B or A	3	12	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output (with A or B Low) (Note 2)		SBA or SAB to A or B	12	35	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output (with A or B Low) (Note 2)		SBA or SAB to A or B	5	20	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output (with A or B High) (Note 2)		SBA or SAB to A or B	6	25	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output (with A or B High) (Note 2)		SBA or SAB to A or B	5	20	ns
<sup>t</sup> PZH	Output Enable Time to High Level Output		G to A or B	3	17	ns
<sup>t</sup> PZL	Output Enable Time to Low Level Output		G to A or B	5	20	ns
t <sub>PHZ</sub>	Output Disable Time from High Level Output		G to A or B	1	10	ns
t <sub>PLZ</sub>	Output Disable Time from Low Level Output		Ğ to A or B	2	16	ns
<sup>t</sup> PZH	Output Enable Time to High Level Output		DIR to A or B	6	30	ns
t <sub>PZL</sub>	Output Enable Time to Low Level Output		DIR to A or B	5	25	ns
t <sub>PHZ</sub>	Output Disable Time from High Level Output		DIR to A or B	1	10	ns
<sup>†</sup> PLZ	Output Disable Time from Low Level Output		DIR to A or B	2	16	ns

Note 1: See Section 5 for test waveforms and output load.

Note 2: These parameters are measured with the internal output state of the storage register opposite to that of the bus input.


# **Function Table**

Inputs						Data I/O (Note 1)			
Ğ	DIR	CAB	СВА	SAB	SBA	A1 thru A8	B1 thru B8	Operation or Function	
x	Х	1	х	x	х	Input	Not Specified	Store A, B Unspecified	
X	Х	х	1	Х	х	Not Specified	Input	Store B, A Unspecified	
Н	Х	1	Î	х	Х	Input	Input	Store A and B Data	
Н	х	H/L	H/L	х	х	Input	Input	Isolation, Hold Storage	
L	L	х	х	х	L	Output	Input	Real-Time B Data to a Bus	
L	L	х	H/L	х	Н	Output	Input	Stored B Data to a Bus	
_L	Н	х	х	L	×	Input	Output	Real-Time A Data to B Bus	
L	н	H/L	х	н	х	Input	Output	Stored A Data to B Bus	

Note 1: The data output functions may be enabled or disabled by various signals at the  $\overline{G}$  and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.


H = High Logic Level, L = Low Logic Level, X = Don't Care (Either Low or High Logic Levels including transitions), H/L = Either Low or High Logic Level excluding transitions, ↑ = Positive going edge of pulse.

### **Logic Diagram**



TL/F/9172-2

http://www.national.com



#### Physical Dimensions inches (millimeters) (Continued) 0.092 (31.57 - 32.26) MAX (2 PLS) 24 23 22 21 20 19 18 17 16 15 14 13 0.032 DPTION 2 $0.260 \pm 0.006$ 1 2 3 4 5 6 7 8 9 10 11 12 OPTION 2 EJECTOR PINS OPTIONAL (1.575) RAD (1.016) TYP 0.130 ± 0.005 (3.302 ± 0.127) 0.020 (0.508) MIN (0.145 - 0.200 (3.683 - 5.080) (0.229 - 0.381)6.125 - 8.145 (3.175 - 3.556) MIN (7.112) MIN 0.018±0.003 0.325 + 0.040 -0.015 $(0.457 \pm 0.076)$ $(1.905 \pm 0.381)$ 90° + 4° TVE 0.100 ± 0.010 (2.54±0.254) TYP Molded Dual-In-Line Package (NT) Order Number DM74ALS646NT or 74ALS646-1NT **NS Package Number N24C**

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor** 

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

http://www.national.com

National Semiconductor Europe

Fax: +49 (0) 180-530 85 86 Fax: +49 (0) 180-530 85 85 Email: europe support@nsc.com
Deutsch Tel: +49 (0) 180-530 85 85 English Tel: +49 (0) 180-532 78 32 Français Tel: +49 (0) 180-534 16 80 Italiano Tel: +49 (0) 180-534 16 80

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tek (852) 2737-1800 Fax: (852) 2736-9960

National Semiconductor Japan Ltd. Tel: 81-043-299-2308 Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specificative