

**QUADRUPLE 2-INPUT POSITIVE OR GATE****DESCRIPTION**

The M74HC32 is a semiconductor integrated circuit consisting of four 2-input positive-logic OR gates, usable as negative-logic AND gates.

**FEATURES**

- High-speed: 10ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package, max}$  ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}, 6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim+85^\circ\text{C}$

**APPLICATION**

General purpose, for use in industrial and consumer digital equipment.

**FUNCTIONAL DESCRIPTION**

Use of silicon gate technology allows the M74HC32 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS32.

Buffered outputs Y improve input-to-output transfer characteristics and reduce to a minimum output impedance variations with respect to input voltage variations.

When both inputs A and B are low, output Y will become low, and when at least one of the inputs is high, the output Y will become high.



**FUNCTION TABLE**

Inputs		Output
A	B	Y
L	L	L
H	L	H
L	H	H
H	H	H

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40\sim+85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5\sim+7.0$	V
$V_i$	Input voltage		$-0.5\sim V_{CC}+0.5$	V
$V_o$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0\text{V}$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0\text{V}$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, \text{GND}$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{STG}$	Storage temperature range		-65~+150	°C

Note 1 : M74HC32FP,  $T_a = -40\sim+60^\circ\text{C}$  and  $T_a = 60\sim85^\circ\text{C}$  are derated at  $-6\text{mW}/^\circ\text{C}$ .  
M74HC32DP,  $T_a = -40\sim+50^\circ\text{C}$  and  $T_a = 50\sim85^\circ\text{C}$  are derated at  $-5\text{mW}/^\circ\text{C}$ .

**PIN CONFIGURATION (TOP VIEW)****LOGIC DIAGRAM (EACH GATE)**

## QUADRUPLE 2-INPUT POSITIVE OR GATE

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40\sim+85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	2	6	6	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V <sub>CC</sub>	V
T <sub>OPR</sub>	Operating temperature range	-40	+85	+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V V <sub>CC</sub> = 4.5V V <sub>CC</sub> = 6.0V	0 0 0	1000 500 400	ns

## ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = V <sub>CC</sub> - 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2		V
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0				0.5 1.35 1.8	0.5 1.35 1.8	V
V <sub>OH</sub>	High-level output voltage	V <sub>i</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA I <sub>OH</sub> = -20μA I <sub>OH</sub> = -20μA I <sub>OH</sub> = -4.0mA I <sub>OH</sub> = -5.2mA	2.0 4.5 6.0 4.5 6.0	1.9 4.4 5.9 4.18 5.68		1.9 4.4 5.9 4.13 5.63		V
V <sub>OL</sub>	Low-level output voltage	V <sub>i</sub> = V <sub>IL</sub>	I <sub>OL</sub> = 20μA I <sub>OL</sub> = 20μA I <sub>OL</sub> = 20μA I <sub>OL</sub> = 4.0mA I <sub>OL</sub> = 5.2mA	2.0 4.5 6.0 4.5 6.0			0.1 0.1 0.1 0.26 0.26	0.1 0.1 0.1 0.33 0.33	V
I <sub>IP</sub>	High-level input current	V <sub>i</sub> = 6V		6.0			0.1	1.0	μA
I <sub>IL</sub>	Low-level input current	V <sub>i</sub> = 0V		6.0			-0.1	-1.0	μA
I <sub>QC</sub>	Quiescent supply current	V <sub>i</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA		6.0			1.0	10.0	μA

## QUADRUPLE 2-INPUT POSITIVE OR GATE

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V$ ,  $T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 15pF$ (Note 3)			10	ns
$t_{THL}$	High-level to low-level and low-level to high-level output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time				18	ns
$t_{PHL}$	High-level to low-level and low-level to high-level output propagation time				18	ns

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )


Symbol	Parameter	Test conditions	Limits					Unit	
			25°C		-40~+85°C				
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 3)	2.0			75		95	
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	High-level to low-level and low-level to high-level output transition time		2.0			75		95	
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			100		125	
			4.5			20		25	
			6.0			17		21	
$t_{PHL}$	High-level to low-level and low-level to high-level output propagation time		2.0			100		125	
			4.5			20		25	
			6.0			17		21	
$C_I$	Input capacitance					10		10 pF	
$C_{PD}$	Power dissipation capacitance (Note 2)				30			pF	

Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per gate)

The power dissipation during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_t + I_{CC} \cdot V_{CC}$$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

## TIMING DIAGRAM



**MITSUBISHI HIGH SPEED CMOS  
PACKAGE OUTLINES**




6249827 MITSUBISHI {DGTL LOGIC}

91D 12849




D T-90-20

**TYPE 14P4 14-PIN MOLDED PLASTIC DIP**

Dimension in mm

**TYPE 16P4 16-PIN MOLDED PLASTIC DIP**

Dimension in mm





6249827 MITSUBISHI (DGTL LOGIC)

MITSUBISHI HIGH SPEED CMOS  
PACKAGE OUTLINES

91D 12850 D T-90-20



## TYPE 20P4 20-PIN MOLDED PLASTIC DIP

Dimension in mm



## TYPE 24P4D 24-PIN MOLDED PLASTIC DIP

Dimension in mm





MITSUBISHI HIGH SPEED CMOS  
PACKAGE OUTLINES

6249827 MITSUBISHI {DGTL LOGIC}

91D 12851 D T-90.20



TYPE 14P2N 14PIN MOLDED PLASTIC SOP

Dimension in mm




TYPE 16P2N 16PIN MOLDED PLASTIC SOP

Dimension in mm




## TYPE 20P2N 20PIN MOLDED PLASTIC SOP

Dimension in mm



## TYPE 24P2 24PIN MOLDED PLASTIC SOP

Dimension in mm




6249827 MITSUBISHI {DGTL LOGIC}

91D 12853 D T90-20


## TYPE 14P2P 14-PIN MOLDED PLASTIC SOP(JEDEC 150mil body)

Dimension in mm



## TYPE 16P2P 16-PIN MOLDED PLASTIC SOP(JEDEC 150mil body)

Dimension in mm




## PACKAGE OUTLINES

6249827 MITSUBISHI (DGTL LOGIC)

91D 12854 D T-90-20

## TYPE 20P2V 20-PIN MOLDED PLASTIC SOP(JEDEC 300mil body)



Dimension in mm