



SPEED/PACKAGE AVAILABILITY

54	F,W	74	A
54LS	F,W	74LS	A
54S	F,W	74S	A

PIN CONFIGURATION



DESCRIPTION

This high-speed monolithic counter consists of four DC coupled, master-slave flip-flops which are internally interconnected to provide a divide-by-two and a divide-by-five counter S54/N74LS196. This counter is fully programmable; that is, the outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs. The outputs will change to agree with the data inputs independent of the state of the clocks.

During the count operation, transfer of information to the outputs occurs on the negative-going edge of the clock pulse. This counter features a direct clear which when taken low sets all outputs low regardless of the states of the clocks.

This counter may also be used as a 4-bit latch by using the count/load input as the strobe and entering data at the data inputs. The outputs will directly follow the data inputs when the count/load is low, but will remain unchanged when the count/load is high and the clock inputs are inactive.

SWITCHING CHARACTERISTICS $V_{CC} = 5V, T_A = 25^\circ C$

(54/74—Refer to 8290 Data Sheet, 54/74S—Refer to 82S90 Data Sheet)


PARAMETER ¹	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	54/74LS			UNIT
				MIN	TYP	MAX	
f_{Clock}	Clock 1 Clock 2	QA QA	$C_L = 15pF$ $R_L = 2k\Omega$	30	40		MHZ
t_w Input pulse-width	Clock 1 Clock 2			15 20			ns
t_{Hold} Input hold time	Clear Load			15 20			
t_{Setup} Input setup time	High level Low level				$t_w(Load)\downarrow$ $t_w(Load)\downarrow$		
t_{Enable} (Note 1) Count enable time	High level Low level				10, 15, 20,		ns ns ns
t_{PLH}	Clock 1	QA			8 13	15 20	ns
t_{PHL}	Clock 2	QB			16 22	24 33	ns
t_{PLH}	Clock 2	QC			38 41	57 62	ns
t_{PHL}	Clock 2	QD			12 30	18 45	ns
t_{PLH}	A,B,C,D	QA, QB, QC, QD			20 29	30 44	ns
t_{PHL}	Load	Any			27 30	41 45	ns
t_{PHL}	Clear	Any			34	51	ns

¹ f_{max} = maximum input count frequency t_{PLH} = propagation delay time, low-to-high-level output, t_{PHL} = propagation delay time, high-to-low-level output.


NOTE:

1. Count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which internal the count/load and clear inputs must be high to ensure counting.


LOGIC DIAGRAM




PARAMETER MEASUREMENT INFORMATION



CLOCK-MODE VOLTAGE WAVEFORMS



CLOCK ENABLE TIME VOLTAGE WAVEFORMS



CLEAR AND LOAD VOLTAGE WAVEFORMS

NOTES:



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50 %, $t_f \leq$ 15 ns, and unless specified, $t_r \leq$ 15 ns. When testing t_{max} , vary PRR.
- B. C_L includes probe and jig capacitance.
- C. All diodes are 1N3064.
- D. Unless otherwise specified, Q_A is connected to clock 2.

LOGIC

SPEED/PACKAGE AVAILABILITY

54 F,W	74 A
54LS F,W	74LS A
	74S A

PIN CONFIGURATION



DESCRIPTION

This high-speed monolithic counter consists of four DC coupled, master-slave flip-flops which are internally interconnected to provide a divide-by-two and a divide-by-eight counter S54/N74LS197. These four counters are fully programmable; that is, the outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs. The outputs will change to agree with the data inputs independent of the state of the clocks.

During the count operation, transfer of information to the outputs occurs on the negative-going edge of the clock pulse. These counters feature a direct clear which when taken low sets all outputs low regardless of the states of the clocks.


These counters may also be used as 4-bit latches by using the count/load input as the strobe and entering data at the data inputs. The outputs will directly follow the data inputs when the count/load is low, but will remain unchanged when the count/load is high and the clock inputs are inactive.

SWITCHING CHARACTERISTICS $V_{CC} = 5V, T_A = 25^\circ C$


PARAMETER ¹	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	LIMITS			
				MIN	TYP	MAX	UNIT
f _{Count}	Clock 1	Q _A	C _L = 15pF R _L = 2kΩ	30	40		MHz
	Clock 2	Q _A		15			
t _{PLH}	Clock 1	Q _A			8	15	ns
t _{PHL}					14	21	
t _{PLH}	Clock 2	Q _B			12	19	ns
t _{PHL}					23	35	
t _{PLH}	Clock 2	Q _C			34	51	ns
t _{PHL}					42	63	
t _{PLH}	Clock 2	Q _D			55	78	ns
t _{PHL}					63	95	
t _{PLH}	A,B,C,D	Q _A , Q _B , Q _C , Q _D			18	27	ns
t _{PHL}					29	44	
t _{PLH}	Load	Any			26	39	ns
t _{PHL}					30	45	
t _{PHL}	Clear	Any		34	51	ns	

¹f_{max} = maximum input count frequency
 t_{PLH} = propagation delay time, low-to-high-level output, t_{PHL} = propagation delay time, high-to-low-level output.


PARAMETER MEASUREMENT INFORMATION



CLOCK MODE




CLEAR AND LOAD



CLOCK ENABLE

LOGIC DIAGRAM



SPEED/PACKAGE AVAILABILITY


54 F,Q 74 N

TRUTH TABLE

CLEAR	MODE			INPUTS			OUTPUTS			
	S ₁	S ₀	CLOCK	SERIAL		PARALLEL	Q _A	Q _B	... Q _G	Q _H
				LEFT	RIGHT	A...H				
L	X	X	X	X	X	X	L	L	L	L
H	X	X	L	X	X	X	Q _{A0}	Q _{B0}	Q _{G0}	Q _{H0}
H	H	H	↑	X	X	a...h	a	b	g	h
H	L	H	↑	X	H	X	H	Q _{An}	Q _{Fn}	Q _{Gn}
H	L	H	↑	X	L	X	L	Q _{An}	Q _{Fn}	Q _{Gn}
H	H	L	↑	H	X	X	Q _{Bn}	Q _{Cn}	Q _{Hn}	H
H	H	L	↑	L	X	X	Q _{Bn}	Q _{Cn}	Q _{Hn}	L
H	L	L	X	X	X	X	Q _{A0}	Q _{B0}	Q _{G0}	Q _{H0}

H = high level (steady state), L = low level (steady state)
 X = irrelevant (any input, including transitions)
 ↑ = transition from low to high level
 a...h = the level of steady state input at inputs A thru H, respectively.
 Q_{A0}, Q_{B0}, Q_{G0}, Q_{H0} = the level of Q_A, Q_B, Q_G, or Q_H, respectively, before the indicated steady-state input conditions were established.
 Q_{An}, Q_{Bn}, etc. = the level of Q_A, Q_B, etc., respectively, before the most-recent ↑ transition of the clock.

PIN CONFIGURATION




74198

SWITCHING CHARACTERISTICS $V_{CC} = 5V, T_A = 25^\circ C$


TEST CONDITIONS			54/74			UNIT
			$C_L = 15pF$ $R_L = 400\Omega$			
PARAMETER	FROM INPUT	TO OUTPUT	MIN	TYP	MAX	UNIT
f_{Count} Count frequency			25	35		MHz
t_w Width of pulse			20			ns
t_{Setup} Input setup time			30			
Mode control						
Data			20			
t_{Hold} Input hold time			0			ns
Propagation delay time						
t_{PLH} Low-to-high	Clock		8	17	26	ns
t_{PLH} High-to-low			8	20	30	
t_{PHL} High-to-low	Clear			23	35	

Load circuit and typical waveforms are shown at the front of section.


BLOCK DIAGRAM



TYPICAL CLEAR, LOAD, RIGHT-SHIFT, LEFT-SHIFT, INHIBIT & CLEAR SEQUENCES



PARAMETER MEASUREMENT INFORMATION



NOTES:

- A. The clock pulse has the following characteristics: t_{w(clock)} ≥ 20 ns and PRR = 1 MHz. The clear pulse has the following characteristics: t_{w(clear)} ≥ 20 ns and t_{hold} = 0 ns. When testing t_{max}, vary the clock PRR.
 - B. C_L includes probe and jig capacitance.
 - C. All diodes are 1N3064.
 - D. A clear pulse is applied prior to each test.
 - E. Propagation delay times (t_{PHL} and t_{PLH}) are measured at t_n+1. Proper shifting of data is verified at t_n+8 with a functional test.
 t_{n+1} = bit time after one clocking transition
 t_{n+8} = bit time after eight clocking transitions
- Load circuit shown at front of section.

10101