## SPEED/PACKAGE AVAILABILITY

54 F.W 74 B.F 54LS F,W 74LS B,F


### **DESCRIPTION**

A low level at preset or clear sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the positivegoing edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs.


The J and K data inputs simplify hardware design as a D-type flip-flop can be implemented by simply tying the J and K inputs together.

## FUNCTIONAL BLOCK DIAGRAM

(Each Flip-Flop)



## PIN CONFIGURATION



## TRUTH TABLE (Each Flip-Flop)

	OUTPUTS					
PRESET	CLEAR	CLOCK	J	ĸ	Q	ā
L	н	×	х	х	Н	L
н	L	X	X	Х	L	H
L	L	X	Х	Х	Н*	н*
н	н	†	L	L	L	н
н	Н	†	н	L	TOO	GLE
Н	Н	Ť	L	н	Qn	$\overline{\mathbf{q}}_{0}$
H	Н	t	H	н	НĬ	Ľ
н	Н	L	X	X	Qo	$\overline{\mathbf{q}}_{0}$

- H high level (steady state)
- L = low level (steady state)

- L = row lever (steady state)

  X = irrelevant from low to high level

  O<sub>0</sub> = the level of O before the indicated steady-state input conditions were established

  TOGGLE: each output changes to the complement of its previous level on each † clock tran-

<sup>\*</sup>This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) level.

# 01901

## SWITCHING CHARACTERISTICS VCC = 5V, TA = 25°C

				54/74				54/74LS		
TEST CONDITIONS			C <sub>L</sub> =15pF R <sub>L</sub> =400Ω			C <sub>L</sub> =15pF R <sub>L</sub> =2KΩ				
PARAM	ETER	FROM INPUT	TO OUTPUT	MIN	ТҮР	MAX	MIN	ТҮР	MAX	רואט
fClock	Clock frequency			25	33		25	33		MHz
<sup>t</sup> w (Cloci	k) Width of clock pulse			20			25	Ì		ns
<sup>t</sup> w (Pres	et) Width of preset pulse			20			25			ns
<sup>t</sup> w (CLea	<sub>kr)</sub> Width of clear pulse			20			25			กร
<sup>t</sup> Setup	input setup time		!	10†		ŀ	20†			ns
<sup>t</sup> Hold	Input hold time			6†		Ì	5†			ns
Propaga	ition delay time									
<sup>t</sup> PLH <sup>t</sup> PHL	Low-to-high High-to-low	Clock	Q,ā	4 9	10 18	16 28				ns
<sup>t</sup> PLH	Low-to-high	Preset	Q	1	10	15				
tpHL	High-to-low	Preset	Q		23	35		1		ŀ
<sup>t</sup> PLH	Low-to-high	Clear	ā	1	10	15		1		1
t <sub>PHL</sub>	High-to-low	Clear	Q		17	25				
<sup>t</sup> PLH	Low-to-high	CLR, PRE or CLK						8	25	
t <sub>PHL</sub>	High-to-low	(as   appropriate	) ≆)			1	]	16	40	1

Load circuit and typical waveforms are shown at the front of section.

# 

(Separate clock, preset and clear inputs)

## SPEED/PACKAGE AVAILABILITY

54LS F,W

74LS B,F


54S F,W

74S B,F


## DESCRIPTION

The preset or clear inputs, when low, set or reset the outputs regardless of the levels at the other inputs. When preset and clear inputs are inactive (high), a high level at the clock input enables the J and K inputs and data will be accepted. The logic levels at the J and K inputs may be allowed to change when the clock pulse is high and the bistable will perform according to the function table as long as minimum setup and hold times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

## PIN CONFIGURATION



### **BLOCK DIAGRAM**



## FUNCTIONAL TABLE (Each Flip-Flop)

INPUTS						OUTPUTS		
PRESET	CLEAR	CLOCK	J	K	Q	Q		
L	н	х	Х	Х	Н	L		
н	L	X	Х	Х	L	н		
L	L	X	X	X	H*	<u>H</u> *		
н	н	ţ	L	L	Q <sub>0</sub>	$\overline{\mathbf{Q}}_{0}$		
Н	Н	1	н	L	H	Ľ		
H	н	1	Ļ	н	L	н		
н	н	ļ	н	н	TOGGLE			
н	Н	н	X	Х	Q <sub>0</sub>	$\overline{\mathbf{Q}}_{0}$		

- H high level (steady state)
  L low level (steady state)
  X Irrelevant
  ↓ transition from high to low level
  Q0 the level of Q before the indicated steady-state input conditions were established.
  TOGGLE: Each output changes to the complement of its previous level on each ↓ clock transition
- sition.
  \*This configuration is nonstable, that is, it will not persist when preset and clear inputs return to their inactive (high) level.

## SWITCHING CHARACTERISTICS $V_{CC} = 5V$ , $T_A = 25^{\circ}C$

				4/74L	.8	54/748			
TEST CONDITIONS			C <sub>L</sub> =15pF R <sub>L</sub> =2kΩ			C <sub>L</sub> =15pF R <sub>L</sub> =280Ω			
PARAMETER	FROM INPUT	TO OUTPUT	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
f <sub>Clock</sub> Clock frequency			30	45		80	125		MHz
<sup>t</sup> w(Clock) Width of clock pulse Clock high Clock low	·		20			6 6.5			ns
t <sub>w(Preset)</sub> Width of preset pulse			25			8			ns
<sup>t</sup> w(Clear)Width of clear pulse			25			8		1	ns
tSetup Input setup time			201	ļ	ļ	3↓	ļ		ns
tHold Input hold time			O†			01			ns
Propagation delay time									
tբլ႕ Low-to-high	CLR, PRE or CLK			11	20	2	4	7	ns
tpHL High-to-low	(as appropriate	)		15	30	2	5	7	

Load circuit and typical waveforms are shown at the front of section.

