TC74LVX74F/FN/FS

DUAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR

The TC74LVX74 is a high speed CMOS D-FLIP FLOP fabricated with silicon gate C^2MOS technology. Designed for use in 3.3 Volt systems, it achieves high speed operation while maintaining the CMOS low power dissipation. This device is suitable for low voltage and battery operated systems.

The signal level applied to the D INPUT is transferred to Q OUTPUT during the positive going transition of the CK pulse.

$\overline{CLR}$ and $\overline{PR}$ are independent of the CK and are accomplished by setting the appropriate input low.

An input protection circuit ensures that 0 to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

FEATURES

- High speed : $f_{MAX} = 145MHz$ (Typ.) $(V_{CC} = 3.3V)$

- Low power dissipation : $I_{CC} = 2\mu A$ (Max.) (Ta = 25°C)

- Input voltage level : $V_{IL} = 0.8V$ (Max.) $(V_{CC} = 3V)$ $V_{IH} = 2.0V$ (Min.) $(V_{CC} = 3V)$

- Power down protection is provided on all inputs.

- Balanced propagation delays : $t_{pLH} \approx t_{pHL}$

- Pin and function compatible with 74HC74

TC74LVX74F

SOP14-P-300

TC74LVX74FN

SOL14-P-150

TC74LVX74FS

SSOP14-P-225

Weight SOP14-P-300   : 0.18g (Typ.)
        SOL14-P-150   : 0.12g (Typ.)
        SSOP14-P-225 : 0.07g (Typ.)

PIN ASSIGNMENT

(TOP VIEW)

TRUTH TABLE

INPUTS				OUTPUTS		FUNCTION
$\overline{CLR}$	$\overline{PR}$	D	CK	Q	$\overline{Q}$	
L	H	X	X	L	H	CLEAR
H	L	X	X	H	L	PRESET
L	L	X	X	H	H	—
H	H	L	⌐	L	H	—
H	H	H	⌐	H	L	—
H	H	X	⌐_	Q_n	$\overline{Q}_n$	NO CHANGE

X : Dont't care

IEC LOGIC SYMBOL

MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage Range	V_{CC}	$-0.5 \sim 7.0$	V
DC Input Voltage	V_{IN}	$-0.5 \sim 7.0$	V
DC Output Voltage	V_{OUT}	$-0.5 \sim V_{CC} + 0.5$	V
Input Diode Current	I_{IK}	-20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 25	mA
DC V_{CC} / Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	180	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	°C
Lead Temperature 10s	T_L	300	°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage	V_{CC}	2.0~3.6	V
Input Voltage	V_{IN}	0~5.5	V
Output Voltage	V_{OUT}	0~V_{CC}	V
Operating Temperature	T_{opr}	−40~85	°C
Input Rise And Fall Time	dt/dv	0~100	ns/V

ELECTRICAL CHARACTERISTICS
DC characteristics

PARAMETER		SYM-BOL	TEST CONDITION		V_{CC} (V)	Ta = 25°C			Ta = −40~85°C		UNiT
						MIN.	TYP.	MAX.	MIN.	MAX.	
Input Voltage	"H" Level	V_{IH}			2.0	1.5	—	—	1.5	—	V
					3.0	2.0	—	—	2.0	—	
					3.6	2.4	—	—	2.4	—	
	"L" Level	V_{IL}			2.0	—	—	0.5	—	0.5	
					3.0	—	—	0.8	—	0.8	
					3.6	—	—	0.8	—	0.8	
Output Voltage	"H" Level	V_{OH}	$V_{IN} = V_{IH}$. or V_{IL}	$I_{OH} = -50\mu A$	2.0	1.9	2.0	—	1.9	—	V
				$I_{OH} = -50\mu A$	3.0	2.9	3.0	—	2.9	—	
				$I_{OH} = -4mA$	3.0	2.58	—	—	2.48	—	
	"L" Level	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 50\mu A$	2.0	—	0.0	0.1	—	0.1	
				$I_{OL} = 50\mu A$	3.0	—	0.0	0.1	—	0.1	
				$I_{OL} = 4mA$	3.0	—	—	0.36	—	0.44	
Input Leakage Current		I_{IN}	$V_{IN} = 5.5V$ or GND		3.6	—	—	±0.1	—	±1.0	μA
Quiescent Supply Current		I_{CC}	$V_{IN} = V_{CC}$ or GND		3.6	—	—	2.0	—	20.0	μA

TIMING REQUIREMENTS (Input $t_r = t_f = 3ns$)

PARAMETER	SYM-BOL	TEST CONDITION	V_{CC} (V)	Ta = 25°C LIMIT	Ta = −40~85°C LIMIT	UNIT
Minimum Pulse Width	t_W (L)		2.7	8.5	10.0	ns
(CK)	t_W (H)		3.3±0.3	6.0	7.0	
Minimum Pulse Width ($\overline{CLR}$, $\overline{PR}$)	t_W (L)		2.7	8.5	10.0	ns
			3.3±0.3	6.0	7.0	
Minimum Set-up Time	t_s		2.7	8.0	9.5	ns
			3.3±0.3	5.5	6.5	
Minimum Hold Time	t_h		2.7	0.5	0.5	ns
			3.3±0.3	0.5	0.5	
Minimum Removal Time ($\overline{CLR}$, $\overline{PR}$)	t_{rem}		2.7	6.5	7.5	ns
			3.3±0.3	5.0	5.0	

AC characteristics (Input $t_r = t_f = 3ns$)

PARAMETER	SYM-BOL	TEST CONDITION			Ta = 25°C			Ta = –40~85°C		UNIT
			VCC (V)	CL (pF)	MIN.	TYP.	MAX.	MIN.	MAX	
Propagation Delay Time (CK-Q, Q̄)	tpLH		2.7	15	—	7.3	15.0	1.0	18.5	ns
				50	—	9.8	18.5	1.0	22.0	
	tpHL		3.3 ± 0.3	15	—	5.7	9.7	1.0	11.5	
				50	—	8.2	13.2	1.0	15.0	
Propagation Delay Time (C̄L̄R̄, P̄R̄-Q, Q̄)	tpLH		2.7	15	—	8.4	15.6	1.0	18.5	ns
				50	—	10.9	19.1	1.0	22.0	
	tpHL		3.3 ± 0.3	15	—	6.6	10.1	1.0	12.0	
				50	—	9.1	13.6	1.0	15.5	
Maximum Clock Frequency	fMAX		2.7	15	55	135	—	50	—	MHz
				50	45	60	—	40	—	
			3.3 ± 0.3	15	95	145	—	80	—	
				50	60	85	—	50	—	
Output To Output Skew	tosLH	(Note 1)	2.7	50	—	—	1.5	—	1.5	ns
	tosHL		3.3 ± 0.3	50	—	—	1.5	—	1.5	
Input Capacitance	CIN	(Note 2)			—	4	10	—	10	pF
Power Dissipation Capacitance	CPD	(Note 3)			—	25	—	—	—	pF

(Note 1) Parameter guaranteed by design.

$$(t_{osLH} = |t_{pLHm} - t_{pLHn}|, \ t_{osHL} = |t_{pHLm} - t_{pHLn}|)$$

(Note 2) Parameter guaranteed by design.

(Note 3) CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption.

Average operating current can be obtained by the equation :

$$I_{CC \ (opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 2 \ (per \ F / F)$$

Noise characteristics (Ta = 25°C, Input $t_r = t_f = 3ns$, $C_L = 50pF$)

PARAMETER	SYMBOL	TEST CONDITION	VCC (V)	TYP.	LIMIT	UNIT
Quiet Output Maximum Dynamic VOL	VOLP		3.3	0.3	0.5	V
Quiet Output Minimum Dynamic VOL	VOLV		3.3	– 0.3	– 0.5	V
Minimum High Level Dynamic Input Voltage	VIHD		3.3	—	2.0	V
Maximum Low Level Dynamic Input Voltage	VILD		3.3	—	0.8	V

INPUT EQUIVALENT CIRCUIT