

January 1998

## Fast CMOS 16-Bit Latched Transceivers

### Features

- **Advanced 0.6 micron CMOS Technology**
- **These Devices Are High-speed, Low Power Devices with High Current Drive**
- **V<sub>CC</sub> = 5V ±10%**
- **Hysteresis on All Inputs**
- **CD74FCT16543T**
  - **High Output Drive: I<sub>OH</sub> = -32mA; I<sub>OL</sub> = 64mA**
  - **Power Off Disable Outputs Permit "Live Insertion"**
  - **Typical V<sub>OLP</sub> (Output Ground Bounce) < 1.0V at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C**
- **CD74FCT162543T**
  - **Balanced Output Drivers: ±24mA**
  - **Reduced System Switching Noise**
  - **Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.6V at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C**
- **CD74FCT162H543T**
  - **Bus Hold Retains Last Active Bus State During Three-State**
  - **Eliminates the Need for External Pull-Up Resistors**

### Description

These devices are 16-bit latched transceivers organized with two sets of eight D-type latches with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable ( $\overline{\chi_{CEAB}}$ ) input must be LOW in order to enter data from xAx or to take data from xBx, as indicated in the Truth Table. With  $\overline{\chi_{CEAB}}$  LOW, a LOW signal makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the  $\chi_{LEAB}$  signal puts the A latches in the storage mode and their outputs no longer change the A inputs. With  $\overline{\chi_{CEAB}}$  and  $\overline{\chi_{OEAB}}$  both LOW, the three-state B output buffers are active and reflect the data present at the output of the A latches. Control of data from B to A is similar, but uses the  $\overline{\chi_{CEBA}}$ ,  $\overline{\chi_{LEBA}}$ , and  $\overline{\chi_{OEBA}}$  inputs.

The CD74FCT16543T output buffers are designed with a Power-Off disable allowing "live insertion" of boards when used as backplane drivers.

The CD74FCT162543T has ±24mA balanced output drivers. It is designed with current limiting resistors at its outputs to control the output edge rate resulting in lower ground bounce and undershoot. This eliminates the need for external terminating resistors for most interface applications.

The CD74FCT162H543T has "Bus Hold" which retains the input's last state whenever the input goes to high impedance preventing "floating" inputs and eliminating the need for pull-up/down resistors.

### Ordering Information


PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74FCT16543ATMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT16543ATSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT16543CTMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT16543CTSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT16543DTMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT16543DTSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT16543ETMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT16543ETSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT16543TMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT16543TSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT162543ATMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT162543ATSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT162543CTMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT162543CTSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT162543DTMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT162543DTSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT162543ETMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT162543ETSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT162543TMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT162543TSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT162H543ATMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT162H543ATSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT162H543CTMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT162H543CTSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT162H543DTMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT162H543DTSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT162H543ETMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT162H543ETSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT162H543TMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT162H543TSM	-40 to 85	56 Ld SSOP	M56.300-P

NOTE: When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.


CD74FCT16543T, CD74FCT162543T, CD74FCT162H543T

Pinout

CD74FCT16543T, CD74FCT162543T, CD74FCT162H543T  
(SSOP, TSSOP)  
TOP VIEW



**Functional Block Diagram**



TRUTH TABLE (NOTES 1, 3)

INPUTS			LATCH STATUS	OUTPUT BUFFERS
$\overline{x}CEAB$	$\overline{x}LEAB$	$\overline{x}OEAB$	$xAX$ TO $xBX$	$xBX$
H	X	X	Storing	High Z
X	H	X	Storing	X
X	X	H	X	High Z
L	L	L	Transparent	Current A Inputs
L	H	L	Storing	Previous A Inputs (Note 2)

NOTES:

1. A-to-B data flow is shown. B-to-A flow control is the same except using  $\overline{x}CEBA$ ,  $\overline{x}LEBA$ , and  $\overline{x}OEBA$ .
2. Before  $\overline{x}LEAB$  LOW-to-HIGH Transition
3. H = High Voltage Level  
L = Low Voltage Level  
X = Don't Care or Irrelevant  
Z = High Impedance

**Pin Descriptions**

PIN NAME	DESCRIPTION
$\overline{x}OEAB$	A-to-B Output Enable Input (Active LOW)
$\overline{x}OEBA$	B-to-A Output Enable Input (Active LOW)
$\overline{x}CEAB$	A-to-B Enable Input (Active LOW)
$\overline{x}CEBA$	B-to-A Enable Input (Active LOW)
$\overline{x}LEAB$	A-to-B Latch Enable Input (Active LOW)
$\overline{x}LEBA$	B-to-A Latch Enable Input (Active LOW)
$xAX$	A-to-B Data Inputs or B-to-A Three-State Outputs
$xBX$	B-to-A Data Inputs or A-to-B Three-State Outputs (Note 4)
GND	Ground
VCC	Power

NOTE:

4. For the CD74FCT162H543T, these pins have "Bus Hold". All other pins are standard, outputs, or I/Os.



**CD74FCT16543T, CD74FCT162543T, CD74FCT162H543T**

**Electrical Specifications (Continued)**

PARAMETER	SYMBOL	(NOTE 6) TEST CONDITIONS	MIN	(NOTE 7) TYP	MAX	UNITS	
<b>CD74FCT16543T OUTPUT DRIVE SPECIFICATIONS</b> Over the Operating Range							
Output HIGH Voltage	V <sub>OH</sub>	V <sub>CC</sub> = Min, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -3.0mA	2.5	3.5	-	V
			I <sub>OH</sub> = -15.0mA	2.4	3.5	-	V
			I <sub>OH</sub> = -32.0mA	2.0	3.0	-	V
Output LOW Voltage	V <sub>OL</sub>	V <sub>CC</sub> = Min, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 64mA	-	0.2	0.55	V
Power Down Disable	I <sub>OFF</sub>	V <sub>CC</sub> = 0V, V <sub>IN</sub> or V <sub>OUT</sub> ≤ 4.5V	-	-	±100	μA	
<b>CD74FCT162543T, CD74FCT162H543T OUTPUT DRIVE SPECIFICATIONS</b> Over the Operating Range							
Output HIGH Voltage	V <sub>OH</sub>	V <sub>CC</sub> = Min, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -24.0mA	2.4	3.3	-	V
Output LOW Voltage	V <sub>OL</sub>	V <sub>CC</sub> = Min, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 24mA	-	0.3	0.55	V
Output LOW Current	I <sub>ODL</sub>	V <sub>CC</sub> = 5V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , V <sub>OUT</sub> = 1.5V (Note 8)	-	60	115	150	mA
Output HIGH Current	I <sub>ODH</sub>	V <sub>CC</sub> = 5V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , V <sub>OUT</sub> = 1.5V (Note 8)	-60	-115	-150	-	mA
<b>CAPACITANCE</b> T <sub>A</sub> = 25°C, f = 1MHz							
Input Capacitance (Note 11)	C <sub>IN</sub>	V <sub>IN</sub> = 0V	-	4.5	6	pF	
Output Capacitance (Note 11)	C <sub>OUT</sub>	V <sub>OUT</sub> = 0V	-	5.5	8	pF	
<b>POWER SUPPLY SPECIFICATIONS</b>							
Quiescent Power Supply Current	I <sub>CC</sub>	V <sub>CC</sub> = Max	V <sub>IN</sub> = GND or V <sub>CC</sub>	-	0.1	500	μA
Supply Current per Input at TTL HIGH	ΔI <sub>CC</sub>	V <sub>CC</sub> = Max	V <sub>IN</sub> = 3.4V (Note 12)	-	0.5	1.5	mA
Supply Current per Input per MHz (Note 13)	I <sub>CCD</sub>	V <sub>CC</sub> = Max, Outputs Open X <sub>CEAB</sub> and O <sub>EAB</sub> = GND X <sub>CEBA</sub> = V <sub>CC</sub> One Bit Toggling 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	-	60	100	μA/ MHz
Total Power Supply Current (Note 15)	I <sub>C</sub>	V <sub>CC</sub> = Max, Outputs Open f <sub>l</sub> = 10MHz, 50% Duty Cycle X <sub>LEAB</sub> , X <sub>CEAB</sub> , and X <sub>OEAB</sub> = GND X <sub>CEBA</sub> = V <sub>CC</sub> One Bit Toggling	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	-	0.6	1.5 (Note 14)	mA
			V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND	-	0.9	2.3 (Note 14)	mA
		V <sub>CC</sub> = Max, Outputs Open f <sub>l</sub> = 2.5MHz, 50% Duty Cycle X <sub>LEAB</sub> , X <sub>CEAB</sub> , and X <sub>OEAB</sub> = GND X <sub>CEBA</sub> = V <sub>CC</sub> 16 Bits Toggling	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	-	2.4	4.5 (Note 14)	mA
			V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND	-	6.4	16.5 (Note 14)	mA

**CD74FCT16543T, CD74FCT162543T, CD74FCT162H543T**


**Switching Specifications Over Operating Range**

PARAMETER	SYMBOL	(NOTE 16) TEST CONDITIONS	T		AT		CT		DT		ET		UNITS
			(NOTE 17) MIN	MAX	(NOTE 17) MIN	MAX	(NOTE 17) MIN	MAX	(NOTE 17) MIN	MAX	(NOTE 17) MIN	MAX	
Propagation Delay Transparent Mode $\overline{\chi}A_X$ to $\chi B_X$ or $\chi B_X$ to $\overline{\chi}A_X$	$t_{PLH}$ , $t_{PHL}$	$C_L = 50\text{pF}$ $R_L = 500\Omega$	2.5	8.5	2.5	6.5	2.5	5.3	2.5	4.4	1.5	3.4	ns
Propagation Delay $\chi\overline{LEBA}$ to $\chi A_X$ $\chi\overline{LEAB}$ to $\chi B_X$	$t_{PLH}$ , $t_{PHL}$		2.5	12.5	2.5	8.0	2.5	7.0	2.5	5.0	1.5	3.7	ns
Output Enable Time $\chi\overline{OEBA}$ or $\chi\overline{OEAB}$ to $\chi A_X$ or $\chi B_X$	$t_{PZH}$ , $t_{PZL}$		2.0	12.0	2.0	9.0	2.0	8.0	2.0	5.4	1.5	4.8	ns
Output Disable Time (Note 18) $\chi\overline{OEBA}$ or $\chi\overline{OEAB}$ to $\chi A_X$ or $\chi B_X$	$t_{PHZ}$ , $t_{PLZ}$		2.0	9.0	2.0	7.5	2.0	6.5	2.0	4.3	1.5	4.0	ns
Setup Time HIGH or LOW, $\chi A_X$ or $\chi B_X$ to $\chi\overline{LEAB}$ or $\chi\overline{LEBA}$	$t_{SU}$		3.0	-	2.0	-	2.0	-	2.0	-	1.0	-	ns
Hold Time HIGH or LOW, $\chi A_X$ or $\chi B_X$ to $\chi\overline{LEAB}$ or $\chi\overline{LEBA}$	$t_H$		2.0	-	2.0	-	2.0	-	1.5	-	1.0	-	ns
$\chi\overline{LEAB}$ or $\chi\overline{LEBA}$ Pulse Width LOW (Note 18)	$t_W$		5.0	-	5.0	-	5.0	-	3.0	-	3.0	-	ns
Output Skew (Note 19)	$t_{SK(O)}$		-	0.5	-	0.5	-	0.5	-	0.5	-	0.5	ns

NOTES:

6. For conditions shown as Max or Min, use appropriate value specified under Electrical Specifications for the applicable device type.
7. Typical values are at  $V_{CC} = 5.0\text{V}$ ,  $25^\circ\text{C}$  ambient and maximum loading, except as noted.
8. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
9. Pins with Bus Hold are identified in the pin description.
10. This specification does not apply to bi-directional functionalities with Bus Hold.
11. This parameter is determined by device characterization but is not production tested.
12. Per TTL driven input ( $V_{IN} = 3.4\text{V}$ ); all other inputs at  $V_{CC}$  or GND.
13. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
14. Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.
15.  $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$   
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_I N_I)$   
 $I_{CC}$  = Quiescent Current  
 $\Delta I_{CC}$  = Power Supply Current for a TTL High Input ( $V_{IN} = 3.4\text{V}$ )  
 $D_H$  = Duty Cycle for TTL Inputs High  
 $N_T$  = Number of TTL Inputs at  $D_H$   
 $I_{CCD}$  = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)  
 $f_{CP}$  = Clock Frequency for Register Devices (Zero for Non-Register Devices)  
 $f_I$  = Input Frequency  
 $N_I$  = Number of Inputs at  $f_I$   
 All currents are in milliamps and all frequencies are in megahertz.
16. See test circuit and wave forms.
17. Minimum limits are guaranteed but not tested on Propagation Delays.
18. This parameter is guaranteed but not production tested.
19. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.

Test Circuits and Waveforms



SWITCH POSITION	
TEST	SWITCH
$t_{PLZ}$ , $t_{PZL}$	Closed
$t_{PHZ}$ , $t_{PZH}$ , $t_{PLH}$ , $t_{PHL}$	Open

DEFINITIONS:

$C_L$  = Load capacitance, includes jig and probe capacitance.  
 $R_T$  = Termination resistance, should be equal to  $Z_{OUT}$  of the Pulse Generator.

NOTE:

20. Pulse Generator for All Pulses: Rate  $\leq 1.0\text{MHz}$ ;  $Z_{OUT} \leq 50\Omega$ ;  
 $t_f$ ,  $t_r \leq 2.5\text{ns}$ .

FIGURE 1. TEST CIRCUIT




FIGURE 2. SETUP, HOLD, AND RELEASE TIMING




FIGURE 3. PULSE WIDTH




FIGURE 4. ENABLE AND DISABLE TIMING




FIGURE 5. PROPAGATION DELAY